SN54HCT374, SN74HCT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS005D - MARCH 1984 - REVISED AUGUST 2003

- Operating Voltage Range of 4.5 V to 5.5 V
- High-Current 3-State True Outputs Can Drive Up To 15 LSTTL Loads
- Low Power Consumption, 80-μA Max I_{CC}
- Typical t_{pd} = 22 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Inputs Are TTL-Voltage Compatible
- Eight D-Type Flip-Flops in a Single Package
- Full Parallel Access for Loading


description/ordering information

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the 'HCT374 devices are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

An output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or low

SN54HCT374 . . . J OR W PACKAGE SN74HCT374 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



SN54HCT374 . . . FK PACKAGE (TOP VIEW)



logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 20	SN74HCT374N	SN74HCT374N
	0010 014	Tube of 25	SN74HCT374DW	LIOTOZA
	SOIC – DW	Reel of 2000	SN74HCT374DWR	HCT374
4000 4 0500	SOP - NS	Reel of 2000	SN74HCT374NSR	HCT374
-40°C to 85°C	SSOP – DB	Reel of 2000	SN74HCT374DBR	HT374
		Tube of 70 SN74H0		
	TSSOP - PW	Reel of 2000	SN74HCT374PWR	HT374
		Reel of 250	SN74HCT374PWT	
	CDIP – J	Tube of 20	SNJ54HCT374J	SNJ54HCT374J
-55°C to 125°C	CFP – W	Tube of 85	SNJ54HCT374W	SNJ54HCT374W
	LCCC – FK	Tube of 55	SNJ54HCT374FK	SNJ54HCT374FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS005D - MARCH 1984 - REVISED AUGUST 2003


description/ordering information (continued)

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

FUNCTION TABLE (each flip-flop)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	1	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q ₀
Н	Χ	Χ	Z

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see	ee Note 1)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CO}$	c) (see Note 1)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		±35 mA
Continuous current through V _{CC} or GND		±70 mA
Package thermal impedance, θ _{JA} (see Note 2):	: DB package	70°C/W
-	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{sto}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS005D - MARCH 1984 - REVISED AUGUST 2003

recommended operating conditions (see Note 3)

			SN	54HCT3	74	SN	74HCT3	74	LINUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2			2			V
VIL	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V			0.8			0.8	V
VI	Input voltage		0		VCC	0		VCC	V
VO	Output voltage		0		VCC	0		VCC	V
Δt/Δν	Input transition rise/fall time				500			500	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEOT 0.0	NDITIONS		Т	A = 25°C	;	SN54H	CT374	SN74HCT374		
PARAMETER	TEST CO	ONDITIONS	v _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
V	\(\frac{1}{2} \rightarrow \frac{1}{2} \rightarrow \fra	I _{OH} = -20 μA	4.5.1/	4.4	4.499		4.4		4.4		V
VOH	$V_I = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		V
.,	., ., .,	I _{OL} = 20 μA	4.5.7		0.001	0.1		0.1		0.1	.,
VOL $VI = VIH or VIL$		$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	V
Ι _Ι	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA
loz	$V_O = V_{CC}$ or 0		5.5 V		±0.01	±0.5		±10		±5	μΑ
Icc	$V_I = V_{CC}$ or 0,	IO = 0	5.5 V			8		160		80	μΑ
Δl _{CC} †	One input at 0.5 V Other inputs at 0 o		5.5 V		1.4	2.4		3		2.9	mA
Ci			4.5 V to 5.5 V		3	10		10		10	pF

[†] This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or VCC.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V	$T_A = 1$	25°C	SN54H	CT374	SN74H	CT374	UNIT
		VCC		MAX	MIN	MAX	MIN	MAX	UNII
	Clash francisco	4.5 V		31		21		25	N 41 1-
fclock	Clock frequency	5.5 V		36		23		28	MHz
	Dulan distriction OLIVICAL and accom-	4.5 V	16		24		20		
t _W	Pulse duration, CLK high or low	5.5 V	14		22		18		ns
	Output the analysis have a OLIVA	4.5 V	20		30		25		
t _{su}	Setup time, data before CLK↑	5.5 V	17		27		23		ns
4.	Hold time, data after CLK↑		10		10		10	·	20
th			10		10		10	·	ns



SN54HCT374, **SN74HCT374** OCTAL EDGÉ-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS005D - MARCH 1984 - REVISED AUGUST 2003

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

	FROM	то	,,	T	λ = 25°C	;	SN54H	CT374	SN74H	CT374	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			4.5 V	31	36		21		25		N 41 1-
f _{max}			5.5 V	36	40		23		28		MHz
4 .	CL K	A O	4.5 V		30	36		54		45	
^t pd	CLK	Any Q	5.5 V		25	32		49		41	ns
	ŌĒ	A O	4.5 V		26	30		45		38	
^t en	OE	Any Q	5.5 V		23	27		41		34	ns
	ŌĒ	A O	4.5 V		23	30		45		38	
^t dis	OE	Any Q	5.5 V		22	27		41		34	ns
4.		Δην. Ο	4.5 V		10	12		18		15	20
t _t		Any Q	5.5 V		9	11		16		14	ns

switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	.,	T _A = 25°C			SN54HCT374		SN74HCT374		
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	01.14	A O	4.5 V		40	46		69		58	
^t pd	CLK	Any Q	5.5 V		35	41		62		52	ns
	ŌĒ	A O	4.5 V		34	40		60		50	
^t en	OE	Any Q	5.5 V		29	36		54		45	ns
4		Amy O	4.5 V		18	42		63		53	
t _t		Any Q	5.5 V		16	38		57		48	ns


operating characteristics, T_A = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per flip-flop	No load	85	pF





SCLS005D - MARCH 1984 - REVISED AUGUST 2003

PARAMETER MEASUREMENT INFORMATION











VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 6 ns.
- D. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpLz and tpHz are the same as tdis.
- G. tp7I and tp7H are the same as ten.
- H. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

S962-8550701YAR	Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
RESSO7012A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type	5962-8550701VRA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
S550701RA	5962-8550701VSA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
M38810/85652BRA ACTIVE CDIP J 20 1 TBD A42 SNPB N / A for Pkg Type	85507012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SN54HCT374JJ ACTIVE CDIP J 20 1 TBD A42 SNPB N / A for Pkg Type	8550701RA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN74HCT374DBR	JM38510/65652BRA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
No Sh/Bit	SN54HCT374J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN74HCT374DBRG4	SN74HCT374DBR	ACTIVE	SSOP	DB	20	2000	•	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT374DW	SN74HCT374DBRE4	ACTIVE	SSOP	DB	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74HCT374DWE4	SN74HCT374DBRG4	ACTIVE	SSOP	DB	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74HCT374DWG4	SN74HCT374DW	ACTIVE	SOIC	DW	20	25	•	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT374DWR	SN74HCT374DWE4	ACTIVE	SOIC	DW	20	25		CU NIPDAU	Level-1-260C-UNLIM
SN74HCT374DWRE4	SN74HCT374DWG4	ACTIVE	SOIC	DW	20	25		CU NIPDAU	Level-1-260C-UNLIM
SN74HCT374DWRG4	SN74HCT374DWR	ACTIVE	SOIC	DW	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74HCT374N	SN74HCT374DWRE4	ACTIVE	SOIC	DW	20	2000	`	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT374N3 OBSOLETE PDIP N 20 TBD Call TI Call TI	SN74HCT374DWRG4	ACTIVE	SOIC	DW	20	2000	,	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT374NE4 ACTIVE PDIP N 20 20 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type SN74HCT374NSR ACTIVE SO NS 20 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Level-1-260C-UNLIM no Sb/Br) SN74HCT374NSRG4 ACTIVE SO NS 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74HCT374PW ACTIVE TSSOP PW 20 70 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74HCT374PWE4 ACTIVE TSSOP PW 20 70 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74HCT374PWG4 ACTIVE TSSOP PW 20 70 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74HCT374PWRE4 ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74HCT374PWRE4 ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74HCT374	SN74HCT374N	ACTIVE	PDIP	N	20	20		CU NIPDAU	N / A for Pkg Type
SN74HCT374NSR	SN74HCT374N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74HCT374PWRE4	SN74HCT374NE4	ACTIVE	PDIP	N	20	20		CU NIPDAU	N / A for Pkg Type
SN74HCT374PWRG4	SN74HCT374NSR	ACTIVE	SO	NS	20	2000	•	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT374PW	SN74HCT374NSRE4	ACTIVE	SO	NS	20	2000	`	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT374PWE4	SN74HCT374NSRG4	ACTIVE	SO	NS	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74HCT374PWG4 ACTIVE TSSOP PW 20 70 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74HCT374PWR ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74HCT374PWRE4 ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74HCT374PWRG4 ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)	SN74HCT374PW	ACTIVE	TSSOP	PW	20	70	,	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT374PWR ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74HCT374PWRE4 ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74HCT374PWRG4 ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)	SN74HCT374PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT374PWR ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74HCT374PWRE4 ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74HCT374PWRG4 ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)	SN74HCT374PWG4	ACTIVE	TSSOP	PW	20	70	,	CU NIPDAU	Level-1-260C-UNLIM
NO Sb/Br) SN74HCT374PWRG4 ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)	SN74HCT374PWR	ACTIVE	TSSOP	PW	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74HCT374PWRG4 ACTIVE TSSOP PW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)	SN74HCT374PWRE4	ACTIVE	TSSOP	PW	20	2000		CU NIPDAU	Level-1-260C-UNLIM
,	SN74HCT374PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM
	SN74HCT374PWT	ACTIVE	TSSOP	PW	20	250		CU NIPDAU	Level-1-260C-UNLIM



PACKAGE OPTION ADDENDUM

18-Sep-2008

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins F	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
						no Sb/Br)		
SN74HCT374PWTE4	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT374PWTG4	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54HCT374FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54HCT374J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCT374DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HCT374DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
SN74HCT374DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.1	2.65	12.0	24.0	Q1
SN74HCT374NSR	SO	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1
SN74HCT374PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1






*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCT374DBR	SSOP	DB	20	2000	346.0	346.0	33.0
SN74HCT374DWR	SOIC	DW	20	2000	346.0	346.0	41.0
SN74HCT374DWR	SOIC	DW	20	2000	346.0	346.0	41.0
SN74HCT374NSR	SO	NS	20	2000	346.0	346.0	41.0
SN74HCT374PWR	TSSOP	PW	20	2000	346.0	346.0	33.0

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



MECHANICAL DATA

NS (R-PDSO-G**)


PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated