


# **SN54196, SN54197, SN54LS196, SN54LS197, SN54S196, SN54S197, SN74196, SN74197, SN74LS196, SN74LS197, SN74S196, SN74S197 50/30/100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES**

OCTOBER 1976—REVISED MARCH 1988


- Performs BCD, Bi-Quinary, or Binary Counting
- Fully Programmable
- Fully Independent Clear Input
- Input Clamping Diodes Simplify System Design
- Output QA Maintains Full Fan-out Capability In Addition to Driving Clock-2 Input

SN54196, SN54LS196, SN54S196,  
SN54197, SN54LS197, SN54S197 . . . J OR W PACKAGE  
SN74196, SN74197 . . . N PACKAGE  
SN74LS196, SN74S196,  
SN74LS197, SN74S197 . . . D OR N PACKAGE

(TOP VIEW)



SN54LS196, SN54S196,  
SN54LS197, SN54S197 . . . FK PACKAGE  
(TOP VIEW)



NC - No internal connection

## description


These high-speed monolithic counters consist of four d-c coupled, master-slave flip-flops, which are internally interconnected to provide either a divide-by-two and a divide-by-five counter ('196, 'LS196, 'S196) or a divide-by-two and a divide-by-eight counter ('197, 'LS197, 'S197). These four counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.

During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. These counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

All inputs are diode-clamped to minimize transmission-line effects and simplify system design. These circuits are compatible with most TTL logic families. Series 54, 54LS, and 54S circuits are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; Series 74, 74LS, and 74S circuits are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

## logic symbols†



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 855012 • DALLAS, TEXAS 75285

**SN54196, SN54197, SN54LS196, SN54LS197, SN54S196, SN54S197,  
SN74196, SN74197, SN74LS196, SN74LS197, SN74S196, SN74S197  
50/30/100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES**




**typical count configurations**

'196, 'LS196, and 'S196 typical count configurations and function tables are the same as those for '176.  
'197, 'LS197, and 'S197 typical count configurations and function tables are the same as those for '177.

**logic diagrams**

'196, 'LS196, and 'S196 logic diagrams are the same as those for '176.  
'197, 'LS197, and 'S197 logic diagrams are the same as those for '177.

**schematics of inputs and outputs**



# SN54196, SN54197, SN74196, SN74197 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Interemitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54196, SN54197 Circuits	-55°C to 125°C
SN74196, SN74197 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

- NOTES: 1. Voltage values are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the Clear and Load inputs.

## recommended operating conditions

		SN54196, SN54197			SN74196, SN74197			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$				-800			-800	$\mu$ A
Low-level output current, $I_{OL}$				16			16	mA
Count frequency	Clock-1 input	0		50	0		50	MHz
	Clock-2 input	0		25	0		25	
Pulse width, $t_w$	Clock-1 input	10			10			ns
	Clock-2 input	20			20			
	Clear	15			15			
	Load	20			20			
Input hold time, $t_h$ (see Note 3)	High-level data	$t_{w(\text{load})}$			$t_{w(\text{load})}$			ns
	Low-level data	$t_{w(\text{load})}$			$t_{w(\text{load})}$			
Input setup time, $t_{su}$ (see Note 3)	High-level data	10			10			ns
	Low-level data	15			15			
Count enable time, $t_{en}$ (see Note 4)		20			20			ns
Operating free-air temperature, $T_A$		-55		125	0		70	°C

- NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.  
4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



# SN54196, SN54197, SN74196, SN74197

## 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54196, SN74196			SN54197, SN74197			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IH</sub>	High-level input voltage		2			2			V
V <sub>IL</sub>	Low-level input voltage		0.8			0.8			V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = −12 mA	−1.5			−1.5			V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = −800 μA	2.4	3.4		2.4	3.4		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA¶	0.2		0.4	0.2		0.4	V
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1			1			mA
I <sub>IH</sub>	High-level input current	Data, Load	40			40			μA
		Clear, clock 1	80			80			
		Clock 2	120			80			
I <sub>IL</sub>	Low-level input current	Data, Load	−1.6			−1.6			mA
		Clear	−3.2			−3.2			
		Clock 1	−4.8			−4.8			
		Clock 2	−6.4			−3.2			
I <sub>OS</sub>	Short-circuit output current§	V <sub>CC</sub> = MAX	SN54'		−20	−57	−20	−57	mA
			SN74'		−18	−57	−18	−57	
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = MAX, See Note 5	48		59	48		59	mA

NOTE 5:  $I_{CC}$  is measured with all inputs grounded and all outputs open.

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time.

¶ $Q_A$  outputs are tested at  $I_{OL} = 16 \text{ mA}$  plus the limit value of  $I_{IL}$  for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER #	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54196 SN74196			SN54197 SN74197			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>	Clock 1	Q <sub>A</sub>	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω, See Note 6	50	70		50	70		MHz
t <sub>PLH</sub>	Clock 1	Q <sub>A</sub>		7	12		7	12		ns
t <sub>PHL</sub>				10	15		10	15		
t <sub>PLH</sub>	Clock 2	Q <sub>B</sub>		12	18		12	18		ns
t <sub>PHL</sub>				14	21		14	21		
t <sub>PLH</sub>	Clock 2	Q <sub>C</sub>		24	36		24	36		ns
t <sub>PHL</sub>				28	42		28	42		
t <sub>PLH</sub>	Clock 2	Q <sub>D</sub>		14	21		36	54		ns
t <sub>PHL</sub>				12	18		42	63		
t <sub>PLH</sub>	A, B, C, D	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> , Q <sub>D</sub>		16	24		16	24		ns
t <sub>PHL</sub>				25	38		25	38		
t <sub>PLH</sub>	Load	Any		22	33		22	33		ns
t <sub>PHL</sub>				24	36		24	36		
t <sub>PHL</sub>	Clear	Any		25	37		25	37		ns

# $f_{\text{max}}$  = maximum count frequency.

$t_{PLH}$  = propagation delay time, low-to-high-level output.

$t_{PHL}$  = propagation delay time, high-to-low-level output.


NOTE 6: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 except that testing  $f_{\text{max}}$ ,  $V_{IL} = 0.3 \text{ V}$ .

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# **SN54LS196, SN54LS197, SN74LS196, SN74LS197** **30-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES**

## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54LS196, SN54LS197 Circuits	-55°C to 125°C
SN74LS196, SN74LS197 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

		SN54LS196, SN54LS197			SN74LS196, SN74LS197			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
I <sub>OH</sub>	High-level output current	-400			-400			μA
I <sub>OL</sub>	Low-level output current	4			8			mA
Count frequency	Clock-1 input	0	30		0	30		MHz
	Clock-2 input	0	15		0	15		
t <sub>w</sub>	Pulse width	Clock-1 input		20	20		ns	
	Clock-2 input		30	30				
	Clear		15	15				
	Load		20	20				
t <sub>h</sub>	Input hold time, (see Note 3)	High-level data		t <sub>w</sub> (load)	t <sub>w</sub> (load)		ns	
	Low-level data		t <sub>w</sub> (load)	t <sub>w</sub> (load)				
t <sub>su</sub>	Input setup time, (see Note 3)	High-level data		10	10		ns	
	Low-level data		15	15				
t <sub>enable</sub>	Count enable time, (see Note 4)	Clock 1		30	30		ns	
	Clock 2		50	50				
T <sub>A</sub>	Operating free-air temperature	-55		125	0		70	°C

NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.

4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN54LS196, SN54LS197, SN74LS196, SN74LS197**  
**30-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS196 SN54LS197		SN74LS196 SN74LS197		UNIT				
			MIN	TYP‡	MAX	MIN		TYP‡	MAX		
$V_{IH}$	High-level input voltage		2			2		V			
$V_{IL}$	Low-level input voltage			0.7			0.8	V			
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$		-1.5			-1.5	V			
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4	V			
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = V_{IL \text{ max}}$	$I_{OL} = 4 \text{ mA}^\S$		0.25	0.4	$I_{OL} = 4 \text{ mA}^\S$	0.25	0.4	V	
		$I_{OL} = 8 \text{ mA}^\S$				$I_{OL} = 8 \text{ mA}^\S$		0.35	0.5		
$I_I$	Input current at maximum input voltage	Data, Load	$V_{CC} = \text{MAX}, V_I = 5.5 \text{ V}$						0.1	0.1	mA
		Clear, clock 1							0.2	0.2	
		Clock 2 of 'LS196							0.4	0.4	
		Clock 2 of 'LS197							0.2	0.2	
$I_{IH}$	High-level input current	Data, Load	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$						20	20	$\mu\text{A}$
		Clear, clock 1							40	40	
		Clock 2 of 'LS196							80	80	
		Clock 2 of 'LS197							40	40	
$I_{IL}$	Low-level Input current	Data, Load	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$						-0.4	-0.4	mA
		Clear							-0.8	-0.8	
		Clock 1							-2.4	-2.4	
		Clock 2 of 'LS196							-2.8	-2.8	
		Clock 2 of 'LS197							-1.3	-1.3	
$I_{OS}$	Short-circuit output current§	$V_{CC} = \text{MAX}$	-20	-100		-20	-100			mA	
$I_{CC}$	Supply current	$V_{CC} = \text{MAX},$ See Note 5	16	27		16	27			mA	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

¶  $Q_A$  outputs are tested at specified  $I_{OL}$  plus the limit value of  $I_{IL}$  for the clock-2 input. This permits driving the clock-2 input while maintaining full fan-out capability.

NOTE 5:  $I_{CC}$  is measured with all inputs grounded and all outputs open.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER #	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54LS196 SN74LS196			SN54LS197 SN74LS197			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>	Clock 1	Q <sub>A</sub>	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Note 6	30	40		30	40		MHz
t <sub>PLH</sub>	Clock 1	Q <sub>A</sub>		8	15		8	15		ns
t <sub>PHL</sub>				13	20		14	21		
t <sub>PLH</sub>	Clock 2	Q <sub>B</sub>		16	24		12	19		ns
t <sub>PHL</sub>				22	33		23	35		
t <sub>PLH</sub>	Clock 2	Q <sub>C</sub>		38	57		34	51		ns
t <sub>PHL</sub>				41	62		42	63		
t <sub>PLH</sub>	Clock 2	Q <sub>D</sub>		12	18		55	78		ns
t <sub>PHL</sub>				30	45		63	95		
t <sub>PLH</sub>	A, B, C, D	Q <sub>A</sub> , Q <sub>B</sub> , Q <sub>C</sub> Q <sub>D</sub>		20	30		18	27		ns
t <sub>PHL</sub>				29	44		29	44		
t <sub>PLH</sub>	Load	Any		27	41		26	39		ns
t <sub>PHL</sub>				30	45		30	45		
t <sub>PHL</sub>	Clear	Any		34	51		34	51		ns

#  $f_{\text{max}}$  = maximum count frequency.

$t_{PLH}$  = propagation delay time, low-to-high-level output,  $t_{PHL}$  = propagation delay time, high-to-low-level output.




NOTE 6: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 except that  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ , and  $V_{\text{ref}} = 1.3 \text{ V}$  (as opposed to 1.5 V).

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# SN54S196, SN54S197, SN74S196, SN74S197 100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54S196, SN54S197 Circuits	-55°C to 125°C
SN74S196, SN74S197 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

		SN54S196, SN54S197			SN74S196, SN74S197			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$				-1			-1	mA
Low-level output current, $I_{OL}$				20			20	mA
Clock frequency	Clock-1 input	0		100	0		100	MHz
	Clock-2 input	0		50	0		50	
Pulse width, $t_W$	Clock-1 input	5			5			ns
	Clock-2 input	10			10			
	Clear	30			30			
	Load	5			5			
Input hold time, $t_H$ (see Note 3)	High-level data	31			31			ns
	Low-level data	31			31			
Input setup time, $t_{SU}$ (see Note 3)	High-level data	61			61			ns
	Low-level data	61			61			
Count enable time, $t_{EN}$ (see Note 4)		12			12			ns
Operating free-air temperature, $T_A$		-55		125	0		70	°C

NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.

4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# SN54S196, SN54S197, SN74S196, SN74S197

## 100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †	SN54S196, SN74S196			SN54S197, SN74S197			UNIT
		MIN	TYP ‡	MAX	MIN	TYP ‡	MAX	
V <sub>IH</sub>		2			2			V
V <sub>IL</sub>				0.8			0.8	V
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.2			-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -1 mA	54S	2.5	3.4	2.5	3.4		V
		74S	2.7	3.4	2.7	3.4		
V <sub>OL</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 20 mA §			0.5			0.5	V
I <sub>I</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1			1	mA
I <sub>IH</sub>	Clock 1, clock 2			150			150	µA
	All other inputs			50			50	
I <sub>IL</sub>	Data, Load Clear			-0.75			-0.75	mA
	Clock 1			-8			-8	mA
	Clock 2			-10			-6	mA
I <sub>OS</sub> §	V <sub>CC</sub> = MAX			-30			-110	mA
I <sub>CC</sub>	V <sub>CC</sub> = MAX, See Note 5	54S	75	110	75	110		mA
		74S	75	120	75	120		

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Q<sub>A</sub> outputs are tested at I<sub>OL</sub> = 20 mA plus the limit value of I<sub>IL</sub> for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54S/74S loads.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 5: I<sub>CC</sub> is measured with all input grounded and all outputs open.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER #	(FROM (INPUT))	TO (OUTPUT)	TEST CONDITIONS	SN54S196, SN74S196			SN54S197, SN74S197			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>	Clock 1	Q <sub>A</sub>	R <sub>L</sub> = 280 Ω, C <sub>L</sub> = 15 pF, See Note 7	100	140		100	140		MHz
t <sub>PLH</sub>	Clock 1	Q <sub>A</sub>		5	10		5	10		ns
t <sub>PHL</sub>	Clock 1	Q <sub>A</sub>		6	10		6	10		ns
t <sub>PLH</sub>	Clock 2	Q <sub>B</sub>		5	10		5	10		ns
t <sub>PHL</sub>	Clock 2	Q <sub>B</sub>		8	12		8	12		ns
t <sub>PLH</sub>	Clock 2	Q <sub>C</sub>		12	18		12	18		ns
t <sub>PHL</sub>	Clock 2	Q <sub>C</sub>		16	24		15	22		ns
t <sub>PLH</sub>	Clock 2	Q <sub>D</sub>		5	10		18	27		ns
t <sub>PHL</sub>	Clock 2	Q <sub>D</sub>		8	12		22	33		ns
t <sub>PLH</sub>	A,B,C,D	Q <sub>A</sub> ,Q <sub>B</sub> ,Q <sub>C</sub> ,Q <sub>D</sub>		7	12		7	12		ns
t <sub>PHL</sub>	A,B,C,D	Q <sub>A</sub> ,Q <sub>B</sub> ,Q <sub>C</sub> ,Q <sub>D</sub>		12	18		12	18		ns
t <sub>PLH</sub>	Load	Any		10	18		10	18		ns
t <sub>PHL</sub>	Load	Any		12	18		12	18		ns
t <sub>PHL</sub>	Clear	Any		26	37		26	37		ns

#f<sub>max</sub> = maximum count frequency.

t<sub>PLH</sub> = propagation delay time, low-to-high-level output.

t<sub>PHL</sub> = propagation delay time, high-to-low-level output.

NOTE 7: Load circuit, input conditions, and voltage waveforms are the same as those shown in Section 1.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265



**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
7601501CA	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
7601501DA	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI
SN54196J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SN54197J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SN54LS197J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SN74196N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74197N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS196D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI
SN74LS196DR	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI
SN74LS196N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS197D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI
SN74LS197J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SN74LS197N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74S196N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74S197N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SNJ54196J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54197J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54197W	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI
SNJ54LS197FK	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI
SNJ54LS197J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SNJ54LS197W	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited

information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a metal lid.
  - D. The terminals are gold plated.
  - E. Falls within JEDEC MS-004

J (R-GDIP-T\*\*)

14 LEADS SHOWN

# CERAMIC DUAL IN-LINE PACKAGE




PINS ** DIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)




4040083/F 03/03

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package is hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



4040047-3/1 10/2008

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
  - E. Reference JEDEC MS-012 variation AB.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
RF/IF and ZigBee® Solutions	<a href="http://www.ti.com/lprf">www.ti.com/lprf</a>

### Applications

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2008, Texas Instruments Incorporated