

1-Mbit (128 K × 8) Static RAM

Features

■ Very high speed: 45 ns

■ Temperature ranges

☐ Industrial: -40 °C to +85 °C ☐ Automotive-A: -40 °C to +85 °C ☐ Automotive-E: -40 °C to +125 °C

■ Voltage range: 4.5 V to 5.5 V

■ Pin compatible with CY62128B

■ Ultra low standby power

Typical standby current: 1 μA

Maximum standby current: 4 μA (Industrial)

■ Ultra low active power

□ Typical active current: 1.3 mA at f = 1 MHz

■ Easy memory expansion with \overline{CE}_1 , CE_2 and \overline{OE} features

■ Automatic power down when deselected

 complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Offered in standard Pb-free 32-pin STSOP, 32-pin SOIC, and 32-pin thin small outline package (TSOP) Type I packages

Functional Description


The CY62128E is a high performance CMOS static RAM organized as 128K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life $^{\rm TM}$ (MoBL $^{\rm S}$) in portable applications. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99 percent when deselected ($\overline{\text{CE}}_1$ HIGH or CE $_2$ LOW). The eight input and output pins (I/O $_0$ through I/O $_7$) are placed in a high impedance state when the device is deselected ($\overline{\text{CE}}_1$ HIGH or CE $_2$ LOW), the outputs are disabled ($\overline{\text{OE}}$ HIGH), or a write operation is in progress ($\overline{\text{CE}}_1$ LOW and CE $_2$ HIGH and $\overline{\text{WE}}$ LOW)


To write to the device, take Chip Enable ($\overline{\text{CE}}_1$ LOW and CE₂ HIGH) and Write Enable ($\overline{\text{WE}}$) inputs LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₆).

To read from the device, take Chip Enable ($\overline{\text{CE}}_1$ LOW and CE₂ <u>HIG</u>H) and Output Enable ($\overline{\text{OE}}$) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

The CY62128E device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 5 for more details and suggested alternatives.

Logic Block Diagram







Contents

Pin Configuration	3
Product Portfolio	4
Maximum Ratings	5
Operating Range	5
Electrical Characteristics	
Capacitance	
Thermal Resistance	6
AC Test Loads and Waveforms	6
Data Retention Characteristics	7
Data Retention Waveform	7
Switching Characteristics	8
Switching Waveforms	

Truth Table	11
Ordering Information	12
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	16
Document Conventions	16
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC Solutions	10



Pin Configuration

Figure 1. 32-pin STSOP pinout [1]




Figure 2. 32-pin TSOP I pinout [1]





Figure 3. 32-pin SOIC pinout [1]

Top View



Note

1. NC pins are not connected on the die.



Product Portfolio

					Po			Power Di	ssipation		
Product	Range	Vo	V _{CC} Range (V)		Speed (ns)		Operating	g I _{CC} (mA))	Standby	I. (11A)
						f = 1MHz		f = 1	max	Stariuby	I _{SB2} (μA)
		Min	Typ [2]	Max		Typ [2]	Max	Typ [2]	Max	Typ [2]	Max
CY62128ELL	Industrial / Automotive-A	4.5	5.0	5.5	45 ^[3]	1.3	2	11	16	1	4
CY62128ELL	Automotive-E	4.5	5.0	5.5	55	1.3	4	11	35	1	30

Notes

2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

3. When used with a 100 pF capacitive load and resistive loads as shown on page 4, access times of 55 ns (t_{AA}, t_{ACE}) and 25 ns (t_{DOE}) are guaranteed.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Ambient temperature with

Supply voltage to ground potential-0.5 V to 6.0 V (V_{CC(max)} + 0.5 V)

DC voltage applied to outputs in High Z State $^{[4,\;5]}$ -0.5 V to 6.0 V (V_{CC(max)} + 0.5 V)

DC input voltage^[4, 5]-0.5 V to 6.0 V ($V_{CC(max)} + 0.5$ V)

Output current into outputs (LOW)	20 mA
Static discharge voltage	
(MIL-STD-883, Method 3015)	> 2001 V
Latch up current	> 200 mA

Operating Range

Device	Range	Ambient Temperature	V cc ^[6]
CY62128ELL	Industrial / Automotive-A	–40 °C to +85 °C	4.5 V to 5.5 V
	Automotive-E	–40 °C to +125 °C	

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions			45 ns (Industrial/ Automotive-A)			55 ns (Automotive-E)		
	·			Min	Typ [7]	Max	Min	Typ [7]	Max	
V _{OH}	Output HIGH voltage	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.4	_	-	2.4	_	-	V
		V _{CC} = 5.5 V	$I_{OH} = -0.1 \text{ mA}$	_	_	3.4 ^[8]	_	_	3.4 ^[8]	
V _{OL}	Output LOW voltage	I _{OL} = 2.1 mA		_	_	0.4	_	_	0.4	V
V _{IH}	Input HIGH voltage	$V_{CC} = 4.5 \text{ V to } 5.$	2.2	_	V _{CC} + 0.5	2.2	_	V _{CC} + 0.5	V	
V _{IL}	Input LOW voltage	$V_{CC} = 4.5 \text{ V to } 5.$	V _{CC} = 4.5 V to 5.5 V		_	0.8	-0.5	_	0.8	V
I _{IX}	Input leakage current	$GND \le V_1 \le V_{CC}$		-1	_	+1	-4	_	+4	μΑ
I _{OZ}	Output leakage current	$GND \leq V_O \leq V_{CC}$	Output Disabled	-1	_	+1	-4	_	+4	μΑ
I _{CC}	V _{CC} Operating supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	_	11	16	_	11	35	mA
	current	f = 1 MHz I _{OUT} = 0 mA CMOS levels		_	1.3	2	_	1.3	4	
I _{SB2} ^[9]	Automatic CE power-down Current—CMOS inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V}, \\ \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \le 0.2 \text{ V}, \\ \text{f} = 0, \text{V}_{\text{CC}} = \text{V}_{\text{CC(max)}}$		_	1	4	-	1	30	μА

Notes

- 4. V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 5. V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 6. Full device AC operation assumes a 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Please note that the maximum V_{OH} limit doesnot exceed minimum CMOS V_{IH} of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V_{IH} of 3.5 V. please refer to Application Note AN6081 for technical details and options you may consider.
 Only chip enables (CE₁ and CE₂) must be at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



Capacitance


Parameter [10]	Description			Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}$, $f = 1 ^{\circ}\text{MHz}$, $V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [10]	Description	Test Conditions	32-pin SOIC Package	32-pin STSOP Package	32-pin TSOP Package	Unit
Θ_{JA}	Thermal resistance (Junction to ambient)	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit	48.67	32.56	33.01	°C/W
Θ _{JC}	Thermal resistance (Junction to case)	board	25.86	3.59	3.42	°C/W

AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms



Parameters	Value	Unit
R1	1800	Ω
R2	990	Ω
R _{TH}	639	Ω
V _{TH}	1.77	V

Note

^{10.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ [11]	Max	Unit	
V_{DR}	V _{CC} for data retention			2	_	_	V
I _{CCDR} ^[12]	Data retention current	$V_{CC} = V_{DR}$, $CE_1 \ge V_{CC} - 0.2 \text{ V or}$	Industrial / Automotive-A	_	-	4	μА
		$CE_{2} \le 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	Automotive-E	-	_	30	μА
t _{CDR} ^[13]	Chip deselect to data retention time			0	_	-	ns
t _R ^[14]	Operation recovery time		CY62128ELL-45	45	_	_	ns
			CY62128ELL-55	55	_	_	

Data Retention Waveform

Figure 5. Data Retention Waveform [15]



^{11.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

12. Only chip enables (CE₁ and CE₂) must be at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

13. Tested initially and after any design or process changes that may affect these parameters.

14. Full device AC operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} > 100 μs or stable at V_{CC(min)} > 100 μs.

15. CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.



Switching Characteristics

Over the Operating Range

Parameter [16]	Description	45 ns (In Autom	dustrial / otive-A)	55 ns (Aut	Unit	
	·	Min	Max	Min	Max	
Read Cycle		•				
t _{RC}	Read cycle time	45	_	55	_	ns
t _{AA}	Address to data valid	_	45	_	55	ns
t _{OHA}	Data hold from address change	10	_	10	_	ns
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to data valid	-	45	_	55	ns
t _{DOE}	OE LOW to data valid	_	22	_	25	ns
t _{LZOE}	OE LOW to Low Z ^[17]	5	-	5	_	ns
t _{HZOE}	OE HIGH to High Z ^[17, 18]	_	18	_	20	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low Z ^[17]	10	_	10	_	ns
t _{HZCE}	CE ₁ HIGH or CE ₂ LOW to High Z ^[17, 18]	_	18	_	20	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to power-up	0	_	0	_	ns
t _{PD}	CE ₁ HIGH or CE ₂ LOW to power-down	_	45	_	55	ns
Write Cycle ^[19]		•				
t _{WC}	Write cycle time	45	_	55	_	ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	35	_	40	_	ns
t _{AW}	Address setup to write end	35	_	40	_	ns
t _{HA}	Address hold from write end	0	_	0	-	ns
t _{SA}	Address setup to write start	0	_	0	_	ns
t _{PWE}	WE pulse width	35	_	40	_	ns
t _{SD}	Data setup to write end	25	_	25	_	ns
t _{HD}	Data hold from write end	0	_	0	_	ns
t _{HZWE}	WE LOW to High Z ^[17, 18]	_	18	_	20	ns
t _{LZWE}	WE HIGH to Low Z ^[17]	10	-	10	_	ns

^{16.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3 V, and output loading of the specified I_{OL}/I_{OH} as shown in the Figure 4 on page 6.
17. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.
18. t_{HZCE}, t_{HZCE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.
19. The internal Write time of the memory is defined by the overlap of WE, CE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



Switching Waveforms

Figure 6. Read Cycle 1 (Address Transition Controlled) [20, 21]




Figure 7. Read Cycle No. 2 (OE Controlled) [21, 22, 23]





Figure 8. Write Cycle No. 1 (WE Controlled) [23, 24, 25, 26]



- 20. The device is continuously selected. \overline{OE} , \overline{CE}_1 = V_{IL} , CE_2 = V_{IH} . 21. \overline{WE} is HIGH for read cycle.
- 22. Address valid before or similar to \overline{CE}_1 transition LOW and CE_2 transition HIGH.
- 23. CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.
 24. The internal Write time of the memory is defined by the overlap of WE, CE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
 25. Data I/O is high impedance if OE = V_{IH}.
- 26. If CE₁ goes HIGH or CE₂ goes LOW simultaneously with WE HIGH, the output remains in high impedance state. 27. During this period, the I/Os are in output state and input signals must not be applied.



Switching Waveforms (continued)

Figure 9. Write Cycle No. 2 ($\overline{\text{CE}}_1$ or CE_2 Controlled) [28, 29, 30, 31]





Figure 10. Write Cycle No. 3 (WE Controlled, OE LOW) [28, 31]



^{28.} \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW \underline{And} \underline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE} is HIGH.

29. The internal Write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

^{30.} Data I/O is high impedance if $\overline{OE} = V_{IH}$.

^{31.} If $\overline{\text{CE}}_1$ goes HIGH or CE_2 goes LOW simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in high impedance state.

^{32.} During this period, the I/Os are in output state and input signals must not be applied.



Truth Table

CE ₁	CE ₂	WE	OE	Inputs/Outputs	Mode	Power
Н	X [33]	Х	Х	High Z	Deselect/Power down	Standby (I _{SB})
X ^[33]	L	Х	Х	High Z	Deselect/Power down	Standby (I _{SB})
L	Н	Н	L	Data Out	Read	Active (I _{CC})
L	Н	L	Х	Data In	Write	Active (I _{CC})
L	Н	Н	Н	High Z	Selected, outputs disabled	Active (I _{CC})

^{33.} The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62128ELL-45SXI	51-85081	32-pin 450-Mil SOIC (Pb-free)	Industrial
	CY62128ELL-45ZAXI	51-85094	32-pin STSOP (Pb-free)]
	CY62128ELL-45ZXI	51-85056	32-pin TSOP Type I (Pb-free)]
	CY62128ELL-45SXA	51-85081	32-pin 450-Mil SOIC (Pb-free)	Automotive-A
	CY62128ELL-45ZXA	51-85056	32-pin TSOP Type I (Pb-free)	1
55	CY62128ELL-55SXE	51-85081	32-pin 450-Mil SOIC (Pb-free)	Automotive-E
	CY62128ELL-55ZAXE	51-85094	32-pin STSOP (Pb-free)]

Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions





Package Diagrams

Figure 11. 32-pin Molded SOIC (450 Mil) S32.45/SZ32.45 Package Outline, 51-85081




51-85081 *E



Package Diagrams (continued)

Figure 12. 32-pin Small TSOP (8 × 13.4 × 1.2 mm) ZA32 Package Outline, 51-85094




51-85094 *F



Package Diagrams (continued)

Figure 13. 32-pin TSOP I (8 × 20 × 1.0 mm) Z32, 51-85056



51-85056 *F



Acronyms

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
SOIC	Small Outline Integrated Circuit
STSOP	Small Thin Small Outline Package
TSOP	Thin Small Outline Package
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μS	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



Document History Page

Document Document	t Title: CY62 t Number: 3	:128E MoBL [®] , 1 8-05485	I-Mbit (128	K × 8) Static RAM
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	203120	See ECN	AJU	New data sheet
*A	299472	See ECN	SYT	Converted from Advance Information to Preliminary Changed t_{OHA} from 6 ns to 10 ns for both 35 ns and 45 ns, respectively Changed t_{DOE} from 15 ns to 18 ns for 35 ns speed bin Changed t_{HZOE} , t_{HZWE} from 12 and 15 ns to 15 and 18 ns for the 35 and 45 ns speed bins, respectively Changed t_{HZCE} from 12 and 15 ns to 18 and 22 ns for the 35 and 45 ns speed bins, respectively Changed t_{SCE} from 25 and 40 ns to 30 and 35 ns for the 35 and 45 ns speed bins, respectively Changed t_{SCE} from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns speed bins, respectively Changed t_{SD} from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns speed bins, respectively Added Pb-free package information Added footnote #9 Changed operating range for SOIC package from Commercial to Industrial Modified signal transition time from 5 ns to 3 ns in footnote #11 Changed max of t_{SB1} , t_{SB2} and t_{CCDR} from 1.0 t_{CCDR} from 1.0 t_{CCDR}
*B	461631	See ECN	NXR	Converted from Preliminary to Final Included Automotive Range and 55 ns speed bin Removed 35 ns speed bin Removed "L" version of CY62128E Removed Reverse TSOP I package from Product offering Changed I _{CC (Typ)} from 8 mA to 11 mA and I _{CC (max)} from 12 mA to 16 mA for $f = f_{max}$ Changed I _{CC (max)} from 1.5 mA to 2.0 mA for $f = 1$ MHz Removed I _{SB1} DC Specs from Electrical characteristics table Changed I _{SB2 (max)} from 1.5 μ A to 4 μ A Changed I _{SB2 (max)} from 0.5 μ A to 1 μ A Changed I _{SB2 (Typ)} from 0.5 μ A to 4 μ A Changed I _{CDR (max)} from 1.5 μ A to 4 μ A Changed the AC Test load Capacitance value from 100 pF to 30 pF Changed t _{LZOE} from 3 to 5 ns Changed t _{LZCE} from 6 to 10 ns Changed t _{LZCE} from 22 to 18 ns Changed t _{SD} from 22 to 25 ns Changed t _{LZWE} from 6 to 10 ns Updated the Ordering Information Table
*C	464721	See ECN	NXR	Updated the Block Diagram on page # 1
*D	563144	See ECN	AJU	Added footnote 4 on page 2
*E	1024520	See ECN	VKN	Added Automotive-A information Converted Automotive-E specs to final Added footnote #9 related to I _{SB2} and I _{CCDR} Updated Ordering Information table
*F	2548575	08/05/08	NXR	Corrected typo error in Ordering Information table
*G	2934396	06/03/10	VKN	Added footnote #22 related to chip enable Updated package diagrams Updated template
*H	3113780	12/17/2010	PRAS	Updated Logic Block Diagram. Added Ordering Code Definitions.



Document History Page (continued)

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*	3223635	04/12/2011	RAME	Updated as per new template Removed V30 value from Ordering Code Definition. Added Acronyms and Units of Measure table Updated Package diagram 51-85056 from *E to *F and 51-85094 *E to *F
*J	3292276	06/24/2011	RAME	Updated Data Retention Characteristics (Changed the conditions and minimum value of t _R parameter). Updated in new template.
*K	4018425	06/03/2013	MEMJ	Updated Functional Description. Updated Electrical Characteristics: Added one more Test Condition "V _{CC} = 5.5 V, I _{OH} = -0.1 mA" for V _{OH} paramete and added maximum value corresponding to that Test Condition. Added Note 8 and referred the same note in maximum value for V _{OH} paramete corresponding to Test Condition "V _{CC} = 5.5 V, I _{OH} = -0.1 mA". Updated Package Diagrams: spec 51-85081 – Changed revision from *C to *E. Completing Sunset Review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc

Memory cypress.com/go/pic

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image

PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/USB

Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.