


M95512-W M95512-R M95512-DF

512-Kbit serial SPI bus EEPROM

Datasheet - production data



Features

- Compatible with the serial peripheral interface (SPI) bus
- Memory array
 - 512 Kbit (64 Kbytes) of EEPROM
 - Page size: 128 bytes
- Write
 - Byte Write within 5 ms
 - Page Write within 5 ms
- Additional write lockable page (Identification page)
- Write protect: quarter, half or whole memory array
- High-speed clock: 16 MHz
- · Single supply voltage:
 - 2.5 V to 5.5 V for M95512-W
 - 1.8 V to 5.5 V for M95512-R
 - 1.7 V to 5.5 V for M95512-DF
- Operating temperature range: from -40 °C up to +85 °C
- Enhanced ESD protection
- · More than 4 million Write cycles
- More than 200-year data retention
- Packages:
 - SO8 (ECOPACK2[®])
 - TSSOP8 (ECOPACK2[®])
 - UFDFPN8 (ECOPACK2[®])
 - WLCSP (ECOPACK2[®])

Contents

1	Desc	cription
2	Mem	nory organization
3	Sign	al description
	3.1	Serial data output (Q)
	3.2	Serial data input (D)
	3.3	Serial clock (C)
	3.4	Chip select (S)
	3.5	Hold (HOLD)
	3.6	Write protect (\overline{W})
	3.7	V _{CC} supply voltage
	3.8	V _{SS} ground
4	Con	necting to the SPI bus11
	4.1	SPI modes
5	Ope	rating features13
	5.1	Supply voltage (V _{CC})
		5.1.1 Operating supply voltage (V _{CC})
		5.1.2 Device reset
		5.1.3 Power-up conditions
		5.1.4 Power-down
	5.2	Active Power and Standby Power modes
	5.3	Hold condition
	5.4	Status register
	5.5	Data protection and protocol control
6	Instr	ructions
	6.1	Write enable (WREN)
	6.2	Write disable (WRDI)
	6.3	Read Status Register (RDSR)
		6.3.1 WIP bit

tification page (available only in M95512-D devices) tification Page (available only in M95512-D devices) to Status (available only in M95512-D devices) to vailable only in M95512-D devices) to vailable only in M95512-D devices) to delivery state to early state to early state to early state to take information to package information	23 24 26 27 28 29 30 31 31 31 32 43 45 46 47
tification Page (available only in M95512-D devices) Status (available only in M95512-D devices) vailable only in M95512-D devices) delivery state state ery state gs mation kage information backage information (DFN8) package information	23 24 26 27 28 29 30 31 31 31 32 43 43 45 46
tification Page (available only in M95512-D devices) Status (available only in M95512-D devices) vailable only in M95512-D devices) delivery state state ery state gs mation kage information backage information	23 24 26 27 28 29 30 31 31 31 32 43 43 45
tification Page (available only in M95512-D devices) Status (available only in M95512-D devices) vailable only in M95512-D devices) delivery state state ery state gs mation kage information	23 24 26 27 28 29 30 31 31 31 32 43 43
tification Page (available only in M95512-D devices) Status (available only in M95512-D devices) vailable only in M95512-D devices) delivery state state ery state gs ameters nation	23 24 26 27 28 29 30 31 31 31 32
tification Page (available only in M95512-D devices)	23 24 26 27 28 29 30 31 31 31 32
tification Page (available only in M95512-D devices) Status (available only in M95512-D devices) vailable only in M95512-D devices) delivery state state ery state gs	23 24 26 27 28 29 30 31 31 31
tification Page (available only in M95512-D devices) Status (available only in M95512-D devices) vailable only in M95512-D devices) delivery state state ery state	23 24 26 27 28 29 30 31 31
tification Page (available only in M95512-D devices)	23 24 26 27 28 29 30 31 31
tification Page (available only in M95512-D devices)	23 24 26 27 28 29 30
tification Page (available only in M95512-D devices)	23 24 26 27 28 29 30
tification Page (available only in M95512-D devices)	23 24 26 27 28 29
tification Page (available only in M95512-D devices)	23 24 26 27 28
, , , , , , , , , , , , , , , , , , , ,	23 24 26 27
tification page (available only in M95512-D devices)	23 24 26
""	23 24
ycling with error correction code (ECC x4)	23
emory Array (WRITE)	
Memory Array (READ)	21
us Register (WRSR)	
RWD bit	20
	/EL bit



List of tables

Table 1.	Signal names	6
Table 2.	Signals vs. bump position	7
Table 3.	Write-protected block size	
Table 4.	Instruction set	16
Table 5.	Significant bits within the two address bytes	16
Table 6.	Status register format	20
Table 7.	Protection modes	22
Table 8.	Absolute maximum ratings	32
Table 9.	Operating conditions (M95512-W, device grade 6)	33
Table 10.	Operating conditions (M95512-R, device grade 6)	33
Table 11.	Operating conditions (M95512-DF, device grade 6)	33
Table 12.	AC measurement conditions	33
Table 13.	Cycling performance by groups of four bytes	
Table 14.	Memory cell data retention	
Table 15.	Capacitance	
Table 16.	DC characteristics (previous M95512-W products, device grade 6)	
Table 17.	DC characteristics (M95512-W products, device grade 6)	
Table 18.	DC characteristics (M95512-R, device grade 6)	
Table 19.	DC characteristics (M95512-DF products, device grade 6)	
Table 20.	AC characteristics (previous M95512-W products, device grade 6)	
Table 21.	AC characteristics (M95512-W products, device grade 6)	
Table 22.	AC characteristics (M95512-R and M95512-DF, device grade 6)	41
Table 23.	SO8N – 8-lead plastic small outline, 150 mils body width,	
	package mechanical data	43
Table 24.	TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4 mm, 0.65 mm pitch,	
	package mechanical data	45
Table 25.	UFDFPN8 (DFN8) - 8-lead, 2 × 3 mm, 0.5 mm pitch ultra thin profile	
	fine pitch dual flat package mechanical data	46
Table 26.	WLCSP - 8 bumps, 1.289 x 1.955 mm, 0.5 mm pitch wafer level chip scale	
	package mechanical data	
Table 27.	Ordering information scheme	
Table 28.	Document revision history	51



List of figures

Figure 1.	Logic diagram	6
Figure 2.	8-pin package connections (top view)	7
Figure 3.	WLCSP connections for M95512-DFCS6TP/K	7
Figure 4.	Block diagram	8
Figure 5.	Bus master and memory devices on the SPI bus	11
Figure 6.	SPI modes supported	12
Figure 7.	Hold condition activation	14
Figure 8.	Write enable (WREN) sequence	17
Figure 9.	Write disable (WRDI) sequence	18
Figure 10.	Read Status Register (RDSR) sequence	
Figure 11.	Write Status Register (WRSR) sequence	21
Figure 12.	Read from Memory Array (READ) sequence	23
Figure 13.	Byte Write (WRITE) sequence	24
Figure 14.	Page Write (WRITE) sequence	25
Figure 15.	Read Identification page sequence	27
Figure 16.	Write Identification Page sequence	28
Figure 17.	Read Lock Status sequence	29
Figure 18.	Lock ID sequence	30
Figure 19.	AC measurement I/O waveform	33
Figure 20.	Serial input timing	42
Figure 21.	Hold timing	42
Figure 22.	Serial output timing	42
Figure 23.	SO8N – 8-lead plastic small outline, 150 mils body width, package outline	43
Figure 24.	SO8N – 8-lead plastic small outline, 150 mils body width,	
	package recommended footprint	44
Figure 25.	TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4 mm, 0.65 mm pitch,	
	package outline	45
Figure 26.	UFDFPN8 (DFN8) - 8-lead, 2 × 3 mm, 0.5 mm pitch ultra thin profile	
	fine pitch dual flat package outline	46
Figure 27.	WLCSP - 8 bumps, 1.289 x 1.955 mm, 0.5 mm pitch wafer level chip scale	
	package outline	47
Figure 28.	WLCSP - 8 bumps, 1.289 x 1.955 mm, 0.5 mm pitch wafer level chip scale	
	package recommended footprint	48



1 Description

The M95512 devices are Electrically Erasable PROgrammable Memories (EEPROMs) organized as 65536 x 8 bits, accessed through the SPI bus.

The M95512-W can operate with a supply voltage from 2.5 V to 5.5 V, the M95512-R can operate with a supply voltage from 1.8 V to 5.5 V and the M95512-DF can operate with a supply voltage from 1.7 V to 5.5 V, over an ambient temperature range of -40 $^{\circ}$ C / +85 $^{\circ}$ C.

The M95512-D offers an additional page, named the Identification page (128 bytes). The Identification page can be used to store sensitive application parameters that can be (later) permanently locked in read-only mode.




Figure 1. Logic diagram


The SPI bus signals are C, \underline{D} and Q, as shown in *Figure 1* and *Table 1*. The device is selected when Chip select (\underline{S}) is driven low. Communications with the device can be interrupted when the \underline{HOLD} is driven low.

Function Direction Signal name С Serial clock Input D Serial data input Input Q Serial data output Output S Chip select Input W Write protect Input **HOLD** Hold Input V_{CC} Supply voltage V_{SS} Ground

Table 1. Signal names

57/

Figure 2. 8-pin package connections (top view)



1. See Section 10: Package information for package dimensions, and how to identify Pin 1.

Figure 3. WLCSP connections for M95512-DFCS6TP/K




Table 2. Signals vs. bump position

Position	A	В	С	D	E
1	D	-	W	-	V_{SS}
2	- -	С	-	Q	-
3	V_{CC}	-	HOLD	-	S

2 Memory organization

The memory is organized as shown in the following figure.

Figure 4. Block diagram HOLD High voltage Control logic $\overline{\mathsf{W}}$ generator s С D I/O shift register Address register Data register and counter Status register 1/4 Y decoder **EEPROM** 1/2 area 1 page Identification page X decoder MS19733V2

3 Signal description

During all operations, V_{CC} must be held stable and within the specified valid range: V_{CC} (min) to V_{CC} (max).

All of the input and output signals must be held high or low (according to voltages of V_{IH} , V_{OH} , V_{IL} or V_{OL} , as specified in *Section 9: DC and AC parameters*). These signals are described next.

3.1 Serial data output (Q)

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial clock (C).

3.2 Serial data input (D)

This input signal is used to transfer data serially into the device. It receives instructions, addresses, and the data to be written. Values are latched on the rising edge of Serial clock (C).

3.3 Serial clock (C)

This input signal provides the timing of the serial interface. Instructions, addresses, or data present at Serial data input (D) are latched on the rising edge of Serial clock (C). Data on Serial data output (Q) change from the falling edge of Serial clock (C).

3.4 Chip select (S)

When this input signal is high, the device is deselected and Serial data output (Q) is at high impedance. The device is in the Standby Power mode, unless an internal Write cycle is in progress. Driving Chip select (\overline{S}) low selects the device, placing it in the Active Power mode.

After power-up, a falling edge on Chip select (\overline{S}) is required prior to the start of any instruction.

3.5 Hold (HOLD)

The Hold (HOLD) signal is used to pause any serial communications with the device without deselecting the device.

During the Hold condition, the Serial data output (Q) is high impedance, and Serial data input (D) and Serial clock (C) are Don't Care.

To start the Hold condition, the device must be selected, with Chip select (\overline{S}) driven low.

57

DS4192 Rev 23 9/54

3.6 Write protect (\overline{W})

The main purpose of this input signal is to freeze the size of the area of memory that is protected against Write instructions (as specified by the values in the BP1 and BP0 bits of the Status register).

This pin must be driven either high or low, and must be stable during all Write instructions.

3.7 V_{CC} supply voltage

V_{CC} is the supply voltage.

3.8 V_{SS} ground

 $V_{\mbox{\footnotesize SS}}$ is the reference for all signals, including the $V_{\mbox{\footnotesize CC}}$ supply voltage.



4 Connecting to the SPI bus

All instructions, addresses and input data bytes are shifted in to the device, most significant bit first. The Serial data input (D) is sampled on the first rising edge of the Serial clock (C) after Chip select (\overline{S}) goes low.

All output data bytes are shifted out of the device, most significant bit first. The Serial data output (Q) is latched on the first falling edge of the Serial clock (C) after the instruction (such as the Read from Memory Array and Read Status Register instructions) have been clocked into the device.




Figure 5. Bus master and memory devices on the SPI bus

1. The Write protect (\overline{W}) and Hold (\overline{HOLD}) signals should be driven, high or low as appropriate.

Figure 5 shows an example of three memory devices connected to an SPI bus master. Only one memory device is selected at a time, so only one memory device drives the Serial data output (Q) line at a time. The other memory devices are high impedance.

The pull-up resistor R (represented in *Figure 5*) ensures that a device is not selected if the Bus Master leaves the \overline{S} line in the high impedance state.

In applications where the Bus Master may leave all SPI bus lines in high impedance at the same time (for example, if the Bus Master is reset during the transmission of an instruction), the clock line (C) must be connected to an external pull-down resistor so that, if all inputs/outputs become high impedance, the C line is pulled low (while the \overline{S} line is pulled high): this ensures that \overline{S} and C do not become high at the same time, and so, that the t_{SHCH} requirement is met. The typical value of R is 100 k Ω .



DS4192 Rev 23 11/54

4.1 SPI modes


These devices can be driven by a microcontroller with its SPI peripheral running in either of the following two modes:


- CPOL = 0, CPHA = 0
- CPOL = 1, CPHA = 1

For these two modes, input data is latched in on the rising edge of Serial clock (C), and output data is available from the falling edge of Serial clock (C).

The difference between the two modes, as shown in *Figure 6*, is the clock polarity when the bus master is in Stand-by mode and not transferring data:

- C remains at 0 for (CPOL = 0, CPHA = 0)
- C remains at 1 for (CPOL = 1, CPHA = 1)





57/

5 Operating features

5.1 Supply voltage (V_{CC})

5.1.1 Operating supply voltage (V_{CC})

Prior to selecting the memory and issuing instructions to it, a valid and stable V_{CC} voltage within the specified [V_{CC} (min), V_{CC} (max)] range must be applied (see Operating conditions in *Section 9: DC and AC parameters*). This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle (t_W). In order to secure a stable DC supply voltage, it is recommended to decouple the V_{CC} line with a suitable capacitor (usually in the range between 10 and 100 nF) close to the V_{CC} / V_{SS} device pins.

5.1.2 Device reset

In order to prevent erroneous instruction decoding and inadvertent Write operations during power-up, a power-on-reset (POR) circuit is included. At power-up, the device does not respond to any instruction until VCC reaches the POR threshold voltage. This threshold is lower than the minimum V_{CC} operating voltage (see Operating conditions in Section 9).

At power-up, when V_{CC} passes over the POR threshold, the device is reset and is in the following state:

- in Standby Power mode,
- deselected.
- Status register values:
 - The Write enable latch (WEL) bit is reset to 0.
 - The Write in progress (WIP) bit is reset to 0.
 - The SRWD, BP1 and BP0 bits remain unchanged (non-volatile bits).

It is important to note that the device must not be accessed until V_{CC} reaches a valid and stable level within the specified [V_{CC} (min), V_{CC} (max)] range, as defined under Operating conditions in Section 9.

5.1.3 Power-up conditions

When the power supply is turned on, V_{CC} rises continuously from V_{SS} to V_{CC} . During this time, the Chip select (\overline{S}) line is not allowed to float but should follow the V_{CC} voltage. It is therefore recommended to connect the \overline{S} line to V_{CC} via a suitable pull-up resistor (see *Figure 5*).

In addition, the Chip select (\overline{S}) input offers a built-in safety feature, as the \overline{S} input is edge-sensitive as well as level-sensitive: after power-up, the device does not become selected until a falling edge has first been detected on Chip select (\overline{S}) . This ensures that Chip select (\overline{S}) must have been high, prior to going low to start the first operation.

The V_{CC} voltage has to rise continuously from 0 V up to the minimum V_{CC} operating voltage defined under Operating conditions in *Section* 9.



DS4192 Rev 23 13/54

5.1.4 Power-down

During power-down (continuous decrease of the V_{CC} supply voltage below the minimum V_{CC} operating voltage defined under Operating conditions in Section 9), the device must be:

- deselected (Chip select S should be allowed to follow the voltage applied on V_{CC}),
- in Standby Power mode (there should not be any internal write cycle in progress).

5.2 Active Power and Standby Power modes

When Chip select (\overline{S}) is low, the device is selected, and in the Active Power mode. The device consumes I_{CC} .

When Chip select (\overline{S}) is high, the device is deselected. If a Write cycle is not currently in progress, the device then goes into the Standby Power mode, and the device consumption drops to I_{CC1} , as specified in DC characteristics (see *Section 9*).

5.3 Hold condition

The Hold (HOLD) signal is used to pause any serial communications with the device without resetting the clocking sequence.

To enter the Hold condition, the device must be selected, with Chip select (\overline{S}) low.

During the Hold condition, the Serial data output (Q) is high impedance, and the Serial data input (D) and the Serial clock (C) are Don't Care.

Normally, the device is kept selected for the whole duration of the Hold condition. Deselecting the device while it is in the Hold condition has the effect of resetting the state of the device: this mechanism can be used, if required, to reset the ongoing processes^(a) (b).




Figure 7. Hold condition activation

The Hold condition starts when the Hold ($\overline{\text{HOLD}}$) signal is driven low when Serial clock (C) is already low (as shown in *Figure 7*).

Figure 7 also shows what happens if the rising and falling edges are not timed to coincide with Serial clock (C) being low.

57

14/54 DS4192 Rev 23

a. This resets the internal logic, except the WEL and WIP bits of the Status register.

b. In the specific case where the device has moved in a Write command (Inst + Address + data bytes, each data byte being exactly 8 bits), deselecting the device also triggers the Write cycle of this decoded command.

5.4 Status register

The Status register contains a number of status and control bits that can be read or set (as appropriate) by specific instructions. See *Section 6.3: Read Status Register (RDSR)* for a detailed description of the Status register bits.

5.5 Data protection and protocol control

The device features the following data protection mechanisms:

- Before accepting the execution of the Write and Write Status Register instructions, the device checks whether the number of clock pulses comprised in the instructions is a multiple of eight.
- All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write enable latch (WEL) bit.
- The Block protect (BP1, BP0) bits in the Status register are used to configure part of the memory as read-only.
- The Write protect (W) signal is used to protect the Block protect (BP1, BP0) bits in the Status register.

For any instruction to be accepted, and executed, Chip select (\overline{S}) must be driven high after the rising edge of Serial clock (C) for the last bit of the instruction, and before the next rising edge of Serial clock (C).

Two points should be noted in the previous sentence:

- The "last bit of the instruction" can be the eighth bit of the instruction code, or the eighth bit of a data byte, depending on the instruction (except for Read Status Register (RDSR) and Read (READ) instructions).
- The "next rising edge of Serial clock (C)" might (or might not) be the next bus transaction for some other device on the SPI bus.

Status register bits		Protected block	Protected array addresses			
BP1	BP0	Protected block	Protected array addresses			
0	0	None	None			
0	1	Upper quarter	C000h - FFFFh			
1	0	Upper half	8000h - FFFFh			
1	1	Whole memory	0000h - FFFFh			

Table 3. Write-protected block size



DS4192 Rev 23 15/54

1000 0010

1000 0011

1000 0010

6 Instructions

WRID⁽¹⁾

RDLS(1)

LID⁽¹⁾

Each command is composed of bytes (MSBit transmitted first), initiated with the instruction byte, as summarized in *Table 4*.

If an invalid instruction is sent (one not contained in *Table 4*), the device automatically enters in a Wait state until deselected.

Instruction Instruction Description format WREN Write enable 0000 0110 **WRDI** Write disable 0000 0100 **RDSR** Read Status register 0000 0101 **WRSR** Write Status register 0000 0001 **READ** Read from Memory Array 0000 0011 WRITE Write to Memory Array 0000 0010 RDID⁽¹⁾ 1000 0011 Read Identification page

Table 4. Instruction set

Write Identification page

For read and write commands to memory array and Identification page the address is defined by two bytes as explained in *Table 5*.

Instructions	MSB address byte				LSB address byte											
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
READ or WRITE	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0
RDID or WRID	0	0	0	0	0	0	0	0	0	A6	A5	A4	А3	A2	A1	A0
RDLS or LID	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0

Table 5. Significant bits within the two address bytes⁽¹⁾⁽²⁾

Reads the Identification page lock status

Locks the Identification page in read-only mode

- 1. A: Significant address bit.
- 2. x: bit is Don't Care.


16/54 DS4192 Rev 23

^{1.} Instruction available only for the M95512-D device.

6.1 Write enable (WREN)

The Write enable latch (WEL) bit must be set prior to each WRITE and WRSR instruction. The only way to do this is to send a Write Enable instruction to the device.

As shown in *Figure 8*, to send this instruction to the device, Chip select (\overline{S}) is driven low, and the bits of the instruction byte are shifted in, on Serial data input (D). The device then enters a wait state. It waits for the device to be deselected by Chip select (\overline{S}) being driven high.



17/54

6.2 Write disable (WRDI)

One way of resetting the Write enable latch (WEL) bit is to send a Write disable instruction to the device.


As shown in *Figure 9*, to send this instruction to the device, Chip select (\overline{S}) is driven low, and the bits of the instruction byte are shifted in, on Serial data input (D).

The device then enters a wait state. It waits for a the device to be deselected, by Chip select (S) being driven high.

The Write enable latch (WEL) bit, in fact, becomes reset by any of the following events:

- Power-up
- WRDI instruction execution
- WRSR instruction completion
- WRITE instruction completion.

Figure 9. Write disable (WRDI) sequence



18/54 DS4192 Rev 23

6.3 Read Status Register (RDSR)

The Read Status Register (RDSR) instruction is used to read the Status register. The Status register may be read at any time, even while a Write or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status register continuously, as shown in *Figure 10*.

S

C

Instruction

D

High impedance

T

Status Register Out

NSB

MSB

MSB

MSB

MSA7548V1

Figure 10. Read Status Register (RDSR) sequence

The status and control bits of the Status register are detailed in the following subsections.

6.3.1 WIP bit

The Write in progress (WIP) bit indicates whether the memory is busy with a Write or Write Status Register cycle. When set to 1, such a cycle is in progress, when reset to 0, no such cycle is in progress.

6.3.2 WEL bit

The Write enable latch (WEL) bit indicates the status of the internal Write enable latch. When set to 1, the internal Write enable latch is set. When set to 0, the internal Write enable latch is reset, and no Write or Write Status Register instruction is accepted.

The WEL bit is returned to its reset state by the following events:

- Power-up
- Write Disable (WRDI) instruction completion
- Write Status Register (WRSR) instruction completion
- Write (WRITE) instruction completion

6.3.3 **BP1**, **BP0** bits

The Block protect (BP1, BP0) bits are non volatile. They define the size of the area to be software-protected against Write instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block protect (BP1, BP0) bits is set to 1, the relevant memory area (as defined in *Table 3*) becomes protected against Write (WRITE) instructions. The Block protect (BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set.

57

DS4192 Rev 23 19/54

6.3.4 SRWD bit

The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write protect (\overline{W}) signal. The Status Register Write Disable (SRWD) bit and Write protect (\overline{W}) signal enable the device to be put in the Hardware Protected mode (when the Status Register Write Disable (SRWD) bit is set to 1, and Write protect (\overline{W}) is driven low). In this mode, the non-volatile bits of the Status register (SRWD, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for execution.

SRWD 0 0 0 BP1 BP0 WEL WIP

Status Register Write protect

Block protect bits

Write enable latch bit

Write in progress bit

Table 6. Status register format

57

6.4 Write Status Register (WRSR)

The Write Status Register (WRSR) instruction is used to write new values to the Status register. Before it can be accepted, a Write Enable (WREN) instruction must have been previously executed.

The Write Status Register (WRSR) instruction is entered by driving Chip select (\overline{S}) low, followed by the instruction code, the data byte on Serial Data input (D) and Chip select (\overline{S}) driven high. Chip select (\overline{S}) must be driven high after the rising edge of Serial clock (C) that latches in the eighth bit of the data byte, and before the next rising edge of Serial clock (C). Otherwise, the Write Status Register (WRSR) instruction is not executed.

The instruction sequence is shown in Figure 11.




Figure 11. Write Status Register (WRSR) sequence

Driving the Chip select (\overline{S}) signal high at a byte boundary of the input data triggers the self-timed Write cycle that takes t_W to complete (as specified in AC tables in Section 9: DC and AC parameters).

While the Write Status Register cycle is in progress, the Status register may still be read to check the value of the Write in progress (WIP) bit: the WIP bit is 1 during the self-timed Write cycle t_W , and 0 when the Write cycle is complete. The WEL bit (Write enable latch) is also reset at the end of the Write cycle t_W .

The Write Status Register (WRSR) instruction enables the user to change the values of the BP1, BP0 and SRWD bits:

- The Block protect (BP1, BP0) bits define the size of the area that is to be treated as read-only, as defined in *Table 3*.
- The SRWD (Status Register Write Disable) bit, in accordance with the signal read on the Write protect pin (W), enables the user to set or reset the Write protection mode of the Status register itself, as defined in *Table 7*. When in Write-protected mode, the Write Status Register (WRSR) instruction is not executed.

The contents of the SRWD and BP1, BP0 bits are updated after the completion of the WRSR instruction, including the t_W Write cycle.

The Write Status Register (WRSR) instruction has no effect on the b6, b5, b4, b1, b0 bits in the Status register. Bits b6, b5, b4 are always read as 0.

57

DS4192 Rev 23 21/54

$\overline{\mathbf{w}}$	SRWD	Mode	Write protection of the Memory content		
signal			Protected area ⁽¹⁾	Unprotected area ⁽¹⁾	
1	0	Software- protected	Status register is writable (if		
0	0			Write-protected	Ready to accept
1	1	(SPM)			Write instructions
0	1	Hardware- protected (HPM)	Status register is Hardware write-protected. The values in the BP1 and BP0 bits cannot be changed.	Write-protected	Ready to accept Write instructions

Table 7. Protection modes

The protection features of the device are summarized in *Table 7*.

When the Status Register Write Disable (SRWD) bit in the Status register is 0 (its initial delivery state), it is possible to write to the Status register (provided that the WEL bit has previously been set by a WREN instruction), regardless of the logic level applied on the Write protect (\overline{W}) input pin.

When the Status Register Write Disable (SRWD) bit in the Status register is set to 1, two cases should be considered, depending on the state of the Write protect (W) input pin:

- If Write protect (W) is driven high, it is possible to write to the Status register (provided that the WEL bit has previously been set by a WREN instruction).
- If Write protect (W) is driven low, it is not possible to write to the Status register even if the WEL bit has previously been set by a WREN instruction. (Attempts to write to the Status register are rejected, and are not accepted for execution). As a consequence, all the data bytes in the memory area, which are Software-protected (SPM) by the Block protect (BP1, BP0) bits in the Status register, are also hardware-protected against data modification.

Regardless of the order of the two events, the Hardware-protected mode (HPM) can be entered by:

- either setting the SRWD bit after driving the Write protect (W) input pin low,
- or driving the Write protect (W) input pin low after setting the SRWD bit.

Once the Hardware-protected mode (HPM) has been entered, the only way of exiting it is to pull high the Write protect (\overline{W}) input pin.

If the Write protect (\overline{W}) input pin is permanently tied high, the Hardware-protected mode (HPM) can never be activated, and only the Software-protected mode (SPM), using the Block protect (BP1, BP0) bits in the Status register, can be used.

22/54 DS4192 Rev 23

^{1.} As defined by the values in the Block protect (BP1, BP0) bits of the Status register. See Table 3.

6.5 Read from Memory Array (READ)

As shown in *Figure 12*, to send this instruction to the device, Chip select (\overline{S}) is first driven low. The bits of the instruction byte and address bytes are then shifted in, on Serial data input (D). The address is loaded into an internal address register, and the byte of data at that address is shifted out, on Serial data output (Q).

To the state of th

Figure 12. Read from Memory Array (READ) sequence

If Chip select (\overline{S}) continues to be driven low, the internal address register is incremented automatically, and the byte of data at the new address is shifted out.

When the highest address is reached, the address counter rolls over to zero, allowing the Read cycle to be continued indefinitely. The whole memory can, therefore, be read with a single READ instruction.

The Read cycle is terminated by driving Chip select (\overline{S}) high. The rising edge of the Chip select (\overline{S}) signal can occur at any time during the cycle.

The instruction is not accepted, and is not executed, if a Write cycle is currently in progress.



DS4192 Rev 23 23/54

6.6 Write to Memory Array (WRITE)

As shown in *Figure 13*, to send this instruction to the device, Chip select (\overline{S}) is first driven low. The bits of the instruction byte, address byte, and at least one data byte are then shifted in, on Serial data input (D).

The instruction is terminated by driving Chip select (\overline{S}) high at a byte boundary of the input data. The self-timed Write cycle, triggered by the Chip select (\overline{S}) rising edge, continues for a period t_W (as specified in AC characteristics in *Section 9: DC and AC parameters*), at the end of which the Write in Progress (WIP) bit is reset to 0.




Figure 13. Byte Write (WRITE) sequence

In the case of *Figure 13*, Chip select (\overline{S}) is driven high after the eighth bit of the data byte has been latched in, indicating that the instruction is being used to write a single byte. However, if Chip select (\overline{S}) continues to be driven low (as shown in *Figure 14*), the next byte of input data is shifted in, so that more than a single byte, starting from the given address towards the end of the same page, can be written in a single internal Write cycle.

Each time a new data byte is shifted in, the least significant bits of the internal address counter are incremented. If more bytes are sent than will fit up to the end of the page, a condition known as "roll-over" occurs. In case of roll-over, the bytes exceeding the page size are overwritten from location 0 of the same page.

The instruction is not accepted, and is not executed, under the following conditions:

- if the Write enable latch (WEL) bit has not been set to 1 (by executing a Write enable instruction just before),
- if a Write cycle is already in progress,
- if the device has not been deselected, by driving high Chip select (\overline{S}) , at a byte boundary (after the eighth bit, b0, of the last data byte that has been latched in),
- if the addressed page is in the region protected by the Block protect (BP1 and BP0) bits.

Note:

The self-timed write cycle t_W is internally executed as a sequence of two consecutive events: [Erase addressed byte(s)], followed by [Program addressed byte(s)]. An erased bit is read as "0" and a programmed bit is read as "1".

577

 $\overline{\mathsf{s}}$ 20 21 22 23 24 25 26 27 28 29 30 31 С 16-Bit Address Instruction Data Byte 1 (15X14X13}---**(**3X2X1X0X7X6X5X4X3X2 D s <u>32 33 34 35 36 37 38 39 40 41</u> 42 43 44 45 46 47 С Data Byte 2 Data Byte 3 Data Byte N-**4**\3\2\1\0\7\6\5\4\3\2\1\0\--\6\5\4\3\2\1 D AI01796D

Figure 14. Page Write (WRITE) sequence



6.6.1 Cycling with error correction code (ECC x4)

M95512 and M95512-D devices offer an error correction code (ECC) logic. The ECC is an internal logic function transparent for the SPI communication protocol.

The ECC logic is implemented on each group of four EEPROM bytes^(a). Inside a group, if a single bit out of the four bytes happens to be erroneous during a Read operation, the ECC detects this bit and replaces it with the correct value. The read reliability is therefore much improved.

Even if the ECC function is performed on groups of four bytes, a single byte can be written/cycled independently. In this case, the ECC function also writes/cycles the three other bytes located in the same group^(a). As a consequence, the maximum cycling budget is defined at group level and the cycling can be distributed over the four bytes of the group: the sum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain below the maximum value defined in *Table 13*.

26/54 DS4192 Rev 23

a. A group of four bytes is located at addresses [4*N, 4*N+1, 4*N+2, 4*N+3], where N is an integer.

6.7 Read Identification page (available only in M95512-D devices)

The Identification page (128 bytes) is an additional page that can be written and (later) permanently locked in Read-only mode.

Reading this page is achieved with the Read Identification Page instruction (see *Table 4*). The Chip select signal (\overline{S}) is first driven low, the bits of the instruction byte and address bytes are then shifted in, on Serial data input (D). Address bit A10 must be 0, upper address bits are Don't Care, and the data byte pointed to by the lower address bits [A6:A0] is shifted out on Serial data output (Q). If Chip select (\overline{S}) continues to be driven low, the internal address register is automatically incremented, and the byte of data at the new address is shifted out.

The number of bytes to read in the ID page must not exceed the page boundary, otherwise unexpected data is read (e.g.: when reading the ID page from location 90d, the number of bytes should be less than or equal to 38d, as the ID page boundary is 128 bytes).

The read cycle is terminated by driving Chip select (\overline{S}) high. The rising edge of the Chip select (\overline{S}) signal can occur at any time during the cycle. The first byte addressed can be any byte within any page.

The instruction is not accepted, and is not executed, if a write cycle is currently in progress.




Figure 15. Read Identification page sequence

DS4192 Rev 23 27/54

6.8 Write Identification Page (available only in M95512-D devices)

The Identification Page (128 bytes) is an additional page that can be written and (later) permanently locked in Read-only mode.

Writing this page is <u>achieved</u> with the Write Identification Page instruction (see *Table 4*). The Chip select signal (\overline{S}) is first driven low. The bits of the instruction byte, address bytes, and at least one data byte are then shifted in on Serial data input (D). Address bit A10 must be 0, upper address bits are Don't Care, the lower address bits [A6:A0] define the byte address within the Identification Page. The instruction sequence is shown in *Figure 16*.




Figure 16. Write Identification Page sequence

4

6.9 Read Lock Status (available only in M95512-D devices)

The Read Lock Status instruction (see *Table 4*) is used to check whether the Identification Page is locked or not in Read-only mode. The Read Lock Status sequence is defined with the Chip select (S) first driven low. The bits of the instruction byte and address bytes are then shifted in on Serial data input (D). Address bit A10 must be 1, all other address bits are Don't Care. The Lock bit is the LSB (least significant bit) of the byte read on Serial data output (Q). It is at "1" when the lock is active and at "0" when the lock is not active. If Chip select (S) continues to be driven low, the same data byte is shifted out. The read cycle is terminated by driving Chip select (S) high.

The instruction sequence is shown in *Figure 17*.




Figure 17. Read Lock Status sequence

DS4192 Rev 23 29/54

30/54

6.10 Lock ID (available only in M95512-D devices)

The Lock ID instruction permanently locks the Identification Page in read-only mode. Before this instruction can be accepted, a Write Enable (WREN) instruction must have been executed.

The Lock ID instruction is issued by driving Chip select (\overline{S}) low, sending the instruction code, the address and a data byte on Serial data input (D), and driving Chip select (\overline{S}) high. In the address sent, A10 must be equal to 1, all other address bits are Don't Care. The data byte sent must be equal to the binary value xxxx xx1x, where x = Don't Care.

Chip select (\overline{S}) must be driven high after the rising edge of Serial clock (C) that latches in the eighth bit of the data byte, and before the next rising edge of Serial clock (C). Otherwise, the Lock ID instruction is not executed.

Driving Chip select (\overline{S}) high at a byte boundary of the input data triggers the self-timed write cycle whose duration is t_W (as specified in AC characteristics in Section 9: DC and AC parameters). The instruction sequence is shown in Figure 18.

The instruction is discarded, and is not executed, under the following conditions:

- If a Write cycle is already in progress
- If Block protect bits (BP1,BP0) = (1,1)
- If a rising edge on Chip select (S) happens outside of a byte boundary.




Figure 18. Lock ID sequence

DS4192 Rev 23

7 Power-up and delivery state

7.1 Power-up state

After power-up, the device is in the following state:

- Standby power mode,
- deselected (after power-up, a falling edge is required on Chip select (\overline{S}) before any instructions can be started),
- not in the Hold condition,
- the Write enable latch (WEL) is reset to 0,
- Write in progress (WIP) is reset to 0.

The SRWD, BP1 and BP0 bits of the Status register are unchanged from the previous power-down (they are non-volatile bits).

7.2 Initial delivery state

The device is delivered with the memory array and Identification Page bits set to all 1s (each byte = FFh). The Status Register Write Disable (SRWD) and Block protect (BP1 and BP0) bits are initialized to 0.



DS4192 Rev 23 31/54

5

 $4000^{(3)}$

mΑ

V

8 Maximum ratings

 I_{OH}

 V_{ESD}

Stressing the device outside the ratings listed in *Table 8* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol **Parameter** Min. Max. Unit T_{AMB} Ambient operating temperature -40 130 °C Storage temperature -65 150 °C T_{STG} See note (1) °C Lead temperature during soldering T_{LEAD} V_{O} ٧ Output voltage -0.50 V_{CC} +0.6 V_{I} -0.506.5 ٧ Input voltage V_{CC} Supply voltage -0.506.5 ٧ DC output current (Q = 0) 5 mΑ I_{OL}

Table 8. Absolute maximum ratings

Electrostatic discharge voltage (human body model)⁽²⁾

DC output current (Q = 1)



Compliant with JEDEC standard J-STD-020D (for small-body, Sn-Pb or Pb free assembly), the ST ECOPACK[®] 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS directive 2011/65/EU of July 2011).

^{2.} Positive and negative pulses applied on different combinations of pin connections, according to AEC-Q100-002 (compliant with ANSI/ESDA/JEDEC JS-001-2012, C1 = 100 pF, R1 = 1500 Ω , R2 = 500 Ω).

^{3. 3000} V for devices identified by process letters KA.

9 DC and AC parameters

This section summarizes the operating conditions and the DC/AC characteristics.

Table 9. Operating conditions (M95512-W, device grade 6)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply voltage	2.5	5.5	V
T _A	Ambient operating temperature	-40	85	°C

Table 10. Operating conditions (M95512-R, device grade 6)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply voltage	1.8	5.5	V
T _A	Ambient operating temperature	-40	85	°C


Table 11. Operating conditions (M95512-DF, device grade 6)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply voltage	1.7	5.5	V
T _A	Ambient operating temperature	-40	85	°C

Table 12. AC measurement conditions

Symbol	Parameter	Min.	Max.	Unit
C_L	Load capacitance	-	30	pF
-	Input rise and fall times	-	25	ns
-	Input pulse voltages	0.2 V _{CC} to 0.8 V _{CC}		V
-	Input and output timing reference voltages	0.3 V _{CC} to	0.3 V _{CC} to 0.7 V _{CC}	

Figure 19. AC measurement I/O waveform



DS4192 Rev 23 33/54

Table 13. Cycling performance by groups of four bytes

Symbol	Parameter ⁽¹⁾	Test conditions	Min.	Max.	Unit
Ncycle	Write cycle endurance ⁽²⁾	$T_A \le 25 ^{\circ}\text{C},$ $V_{CC}(\text{min}) < V_{CC} < V_{CC}(\text{max})$	-	4,000,000	Write cycle ⁽³⁾
		$T_A = 85 ^{\circ}\text{C},$ $V_{CC}(\text{min}) < V_{CC} < V_{CC}(\text{max})$	-	1,200,000	Write Cycle

- 1. Cycling performance for products identified by process letters K B
- 2. The Write cycle endurance is defined for groups of four data bytes located at addresses [4*N, 4*N+1, 4*N+2, 4*N+3], where N is an integer. The Write cycle endurance is defined by characterization and qualification.
- 3. A Write cycle is executed when either a Page Write, a Byte Write, a WRSR, a WRID or an LID instruction is decoded. When using the Byte Write, the Page Write or the WRID instruction, refer also to Section 6.6.1: Cycling with error correction code (ECC x4).

Table 14. Memory cell data retention

Parameter	Test conditions	Min.	Unit
Data retention ⁽¹⁾	T _A = 55 °C	200	Year

For products identified by process letters KB. The data retention behavior is checked in production, while the 200-year limit is defined from characterization and qualification results.

Table 15. Capacitance

Symbol	Parameter	Test conditions ⁽¹⁾	Min.	Max.	Unit
C _{OUT}	Output capacitance (Q)	V _{OUT} = 0 V	-	8	pF
C	Input capacitance (D)	V _{IN} = 0 V	-	8	pF
C _{IN}	Input capacitance (other pins)	V _{IN} = 0 V	-	6	pF

1. Sampled only, not 100% tested, at T_A = 25 °C and a frequency of 5 MHz.



Table 16. DC characteristics (previous M95512-W products, device grade 6)

Symbol	Parameter	Test conditions in addition to those defined in <i>Table</i> 9 ⁽¹⁾	Min.	Max.	Unit
I _{LI}	Input leakage current	V _{IN} = V _{SS} or V _{CC}	-	± 2	μΑ
I _{LO}	Output leakage current	$\overline{S} = V_{CC}, V_{OUT} = V_{SS} \text{ or } V_{CC}$	-	± 2	μΑ
I _{CC}	Supply current (Read)	C = 0.1 V _{CC} /0.9 V _{CC} at 5 MHz, V _{CC} = 2.5 V, Q = open	-	3	mA
		C = 0.1 V _{CC} /0.9 V _{CC} at 5 MHz, V _{CC} = 5 V, Q = open	-	5	
I _{CC0} ⁽²⁾	Supply current (Write)	During t_W , $\overline{S} = V_{CC}$, 2.5 V < V_{CC} < 5.5 V	-	6	mA
I _{CC1}	Supply current (Standby)	$\overline{S} = V_{CC}$, 2.5 V < V_{CC} < 5.5 V $V_{IN} = V_{SS}$ or V_{CC}	-	5	μΑ
V _{IL}	Input low voltage	-	-0.45	0.3 V _{CC}	٧
V _{IH}	Input high voltage	-	0.7 V _{CC}	V _{CC} +1	٧
V _{OL}	Output low voltage	V_{CC} = 2.5 V and I_{OL} = 1.5 mA or V_{CC} = 5 V and I_{OL} = 2 mA	-	0.4	V
V _{OH}	Output high voltage	V_{CC} = 2.5 V and I_{OH} = -0.4 mA or V_{CC} = 5 V and I_{OH} = -2 mA	0.8 V _{CC}	-	V

Not for new designs (previous products identified by process letters AB operate with a clock frequency of 5 MHz max).



^{2.} Characterized only, not tested in production.

Table 17. DC characteristics (M95512-W products, device grade 6)

Symbol	Parameter	Test conditions in addition to those defined in Table 9 (1)	Min.	Max.	Unit	
I _{LI}	Input leakage current	V _{IN} = V _{SS} or V _{CC}	-	± 2	μΑ	
I _{LO}	Output leakage current	$\overline{S} = V_{CC}$, voltage applied on Q = V_{SS} or V_{CC}	-	± 2	μΑ	
100	Supply current (Read)	$C = 0.1 V_{CC}/0.9V_{CC}$ at 10 MHz, $V_{CC} = 2.5 V$, $Q = open$	-	4	mA	
		$C = 0.1 V_{CC}/0.9 V_{CC}$ at 16 MHz, $V_{CC} = 5 V$, $Q = open$	-	8	mA	
I _{CC0} ⁽²⁾	Supply current (Write)	During t_W , $\overline{S} = V_{CC}$, 2.5 V < V_{CC} < 5.5 V	-	2	mA	
	Supply current (Standby Power mode)	$\overline{S} = V_{CC}$, $V_{CC} = 2.5 \text{ V}$, $V_{IN} = V_{SS} \text{ or } V_{CC}$	-	2 ⁽³⁾	μA	
I _{CC1}		$\overline{S} = V_{CC}$, $V_{CC} = 5.5 \text{ V}$, $V_{IN} = V_{SS} \text{ or } V_{CC}$	-	3 ⁽⁴⁾	μΑ	
V _{IL}	Input low voltage	-	-0.45	0.3 V _{CC}	V	
V _{IH}	Input high voltage	-	0.7 V _{CC}	V _{CC} +1	V	
V _{OL}	Output low voltage	V_{CC} = 2.5 V and I_{OL} = 1.5 mA or V_{CC} = 5 V and I_{OL} = 2 mA	-	0.4	V	
V _{OH}	Output high voltage	V_{CC} = 2.5 V and I_{OH} = -0.4 mA or V_{CC} = 5 V and I_{OH} = -2 mA	0.8 V _{CC}	-	V	

^{1.} For devices identified by process letter KB.

^{2.} Characterized only, not tested in production.

^{3. 2} μA for devices from date code 301 (year 2013, W01), 5 μA for previous devices.

^{4. 3} μA for devices from date code 301 (year 2013, W01), 5 μA for previous devices.

Table 18. DC characteristics (M95512-R, device grade 6)

Symbol	Parameter	Test conditions in addition to those defined in <i>Table 10</i> ⁽¹⁾	Min	Max	Unit
I _{LI}	Input leakage current	$V_{IN} = V_{SS}$ or V_{CC}	-	± 2	μΑ
I _{LO}	Output leakage current	$\overline{S} = V_{CC}$, voltage applied on Q = V_{SS} or V_{CC}	-	± 2	μΑ
I _{CC}	Supply current (Read)	C = 0.1 V_{CC} / 0.9 V_{CC} at max clock frequency ⁽²⁾ , V_{CC} = 1.8 V, Q = open	-	2.5	mA
I _{CC0} ⁽³⁾	Supply current (Write)	During t_W , $\overline{S} = V_{CC}$, 1.8 V < V_{CC} < 2.5 V	-	1.5	mA
I _{CC1}	Supply current (Standby Power mode)	$\overline{S} = V_{CC}$, $V_{CC} = 1.8 \text{ V}$, $V_{IN} = V_{SS} \text{ or } V_{CC}$	-	1 ⁽⁴⁾	μΑ
V _{IL}	Input low voltage	-	-0.45	0.3 V _{CC}	٧
V _{IH}	Input high voltage	-	0.7 V _{CC}	V _{CC} +1	٧
V _{OL}	Output low voltage	I _{OL} = 0.15 mA, V _{CC} = 1.8 V	-	0.3	V
V _{OH}	Output high voltage	$I_{OH} = -0.1 \text{ mA}, V_{CC} = 1.8 \text{ V}$	0.8 V _{CC}	-	V

^{1.} If the application uses the M95512-R with 2.5 V ≤V_{CC} < 5.5 V and -40 °C < TA < +85 °C, refer to *Table 17* and *Table 16* instead of the above table.



^{2.} Max clock frequency is 5 MHz (was 2 MHz for previous products identified with process letters AB).

^{3.} Characterized only, not tested in production.

^{4.} $1 \mu A$ for devices from date code 301 (year 2013, W01), $3 \mu A$ for previous devices.

Table 19. DC characteristics (M95512-DF products, device grade 6)

Symbol	Parameter	Test conditions in addition to those defined in <i>Table 11</i> ⁽¹⁾	Min	Max	Unit
I _{LI}	Input leakage current	$V_{IN} = V_{SS}$ or V_{CC}	-	±2	μA
I _{LO}	Output leakage current	$\overline{S} = V_{CC}$, voltage applied on Q = V_{SS} or V_{CC}	-	±2	μΑ
I _{CC}	Supply current (Read)	$C = 0.1 V_{CC}/0.9 V_{CC}$ at 5 MHz, $V_{CC} = 1.7 V$, $Q = open$	-	2.5	mA
I _{CC0} ⁽²⁾	Supply current (Write)	During t_W , $\overline{S} = V_{CC}$, 1.7 $V < V_{CC} < 2.5 V$	-	1.5	mA
I _{CC1}	Supply current (Standby Power mode)	$\overline{S} = V_{CC}, V_{CC} = 1.7 \text{ V}, V_{IN} = V_{SS} \text{ or } V_{CC}$	-	1 ⁽³⁾	μA
V _{IL}	Input low voltage	-	-0.45	0.3 V _{CC}	V
V _{IH}	Input high voltage	-	0.7 V _{CC}	V _{CC} + 1	V
V _{OL}	Output low voltage	I _{OL} = 0.15 mA, V _{CC} = 1.7 V	-	0.3	V
V _{OH}	Output high voltage	$I_{OH} = -0.1 \text{ mA}, V_{CC} = 1.7 \text{ V}$	0.8 V _{CC}	-	٧

^{1.} If the application uses the M95512-DF device with 2.5 V ≤V_{CC} < 5.5 V and -40 °C < TA < +85 °C, refer to *Table 17* instead of the above table.



^{2.} Characterized only, not tested in production.

^{3.} $1 \mu A$ for devices identified from date code 301 (year 2013, W01), $3 \mu A$ for previous devices

Table 20. AC characteristics (previous M95512-W products, device grade 6)

	Test conditions: refer to <i>Table 9</i> and <i>Table 12</i> ⁽¹⁾									
Symbol	Alt.	Parameter	Min.	Max.	Unit					
f _C	f _{SCK}	Clock frequency	D.C.	5	MHz					
t _{SLCH}	t _{CSS1}	S active setup time	90	-	ns					
t _{SHCH}	t _{CSS2}	S not active setup time	90	-	ns					
t _{SHSL}	t _{CS}	S deselect time	100	-	ns					
t _{CHSH}	t _{CSH}	S active hold time	90	-	ns					
t _{CHSL}		S not active hold time	90	-	ns					
t _{CH} (2)	t _{CLH}	Clock high time	90	-	ns					
t _{CL} ⁽²⁾	t _{CLL}	Clock low time	90	-	ns					
t _{CLCH} (3)	t _{RC}	Clock rise time	-	1	μs					
t _{CHCL} (3)	t _{FC}	Clock fall time	-	1	μs					
t _{DVCH}	t _{DSU}	Data in setup time	20	-	ns					
t _{CHDX}	t _{DH}	Data in hold time	30	-	ns					
t _{HHCH}	-	Clock low hold time after HOLD not active	70	-	ns					
t _{HLCH}	-	Clock low hold time after HOLD active	40	-	ns					
t _{CLHL}	-	Clock low setup time before HOLD active	0	-	ns					
t _{CLHH}	-	Clock low setup time before HOLD not active	0	-	ns					
t _{SHQZ} (3)	t _{DIS}	Output disable time	-	100	ns					
t _{CLQV}	t _V	Clock low to output valid	-	60	ns					
t _{CLQX}	t _{HO}	Output hold time	0	-	ns					
t _{QLQH} (3)	t _{RO}	Output rise time	-	50	ns					
t _{QHQL} (3)	t _{FO}	Output fall time	-	50	ns					
t _{HHQV}	t_{LZ}	HOLD high to output valid	-	50	ns					
t _{HLQZ} (3)	t _{HZ}	HOLD low to output High-Z	-	100	ns					
t _W	t _{WC}	Write time	-	5	ms					

^{1.} Not for new designs (previous products are identified by process letters AB).

^{2.} t_{CH} + t_{CL} must never be less than the shortest possible clock period, 1 / f_{C} (max).

^{3.} Characterized only, not tested in production.

Table 21. AC characteristics (M95512-W products, device grade 6)

	Test conditions: refer to <i>Table 9</i> and <i>Table 12</i> ⁽¹⁾									
0 1 1	A.1.	B	Min.	Max.	Min.	Max.	Unit			
Symbol	Alt.	Parameter	2.5 V t	o 5.5 V	4.5 V t	4.5 V to 5.5 V				
f _C	f _{SCK}	Clock frequency	D.C.	10	D.C.	16	MHz			
t _{SLCH}	t _{CSS1}	S active setup time	30	-	20	-	ns			
t _{SHCH}	t _{CSS2}	S not active setup time	30	-	20	-	ns			
t _{SHSL}	t _{CS}	S deselect time	40	-	25	-	ns			
t _{CHSH}	t _{CSH}	S active hold time	30	-	20	-	ns			
t _{CHSL}		S not active hold time	30	-	20	-	ns			
t _{CH} (2)	t _{CLH}	Clock high time	45	-	25	-	ns			
t _{CL} ⁽²⁾	t _{CLL}	Clock low time	45	-	25	-	ns			
t _{CLCH} ⁽³⁾	t _{RC}	Clock rise time	-	2	-	2	μs			
t _{CHCL} (3)	t _{FC}	Clock fall time	-	2	-	2	μs			
t _{DVCH}	t _{DSU}	Data in setup time	10	-	10	-	ns			
t _{CHDX}	t _{DH}	Data in hold time	10	-	10	-	ns			
t _{HHCH}	-	Clock low hold time after HOLD not active	30	-	25	-	ns			
t _{HLCH}	-	Clock low hold time after HOLD active	30	-	20	-	ns			
t _{CLHL}	-	Clock low setup time before HOLD active	0	-	0	-	ns			
t _{CLHH}	-	Clock low setup time before HOLD not active	0	-	0	-	ns			
t _{SHQZ} (3)	t _{DIS}	Output disable time	-	40	-	25	ns			
t _{CLQV}	t _V	Clock low to output valid	-	40	-	25	ns			
t _{CLQX}	t _{HO}	Output hold time	0	-	0	-	ns			
t _{QLQH} (3)	t _{RO}	Output rise time	-	40	-	10	ns			
t _{QHQL} (3)	t _{FO}	Output fall time	-	40	-	10	ns			
t _{HHQV}	t _{LZ}	HOLD high to output valid	-	40	-	25	ns			
t _{HLQZ} (3)	t _{HZ}	HOLD low to output High-Z	-	40	-	25	ns			
t _W	t _{WC}	Write time	-	5	-	5	ms			

^{1.} For devices identified by process letter KB.

^{2.} t_{CH} + t_{CL} must never be less than the shortest possible clock period, 1 / f_{C} (max).

^{3.} Characterized only, not tested in production.

Table 22. AC characteristics (M95512-R and M95512-DF, device grade 6)

	Test conditions: refer to <i>Table 10</i> or <i>Table 11</i> and <i>Table 12</i> (1)(2)									
			Min.	Max.	Min.	Max.				
Symbol	Alt.	Parameter		ous ⁽³⁾ lucts	Current products		Unit			
$f_{\mathbb{C}}$	f_{SCK}	Clock frequency	D.C.	2	D.C.	5	MHz			
t _{SLCH}	t _{CSS1}	S active setup time	200	-	60	-	ns			
t _{SHCH}	t _{CSS2}	S not active setup time	200	-	60	-	ns			
t _{SHSL}	t _{CS}	S deselect time	200	-	90	-	ns			
t _{CHSH}	t _{CSH}	S active hold time	200	-	60	-	ns			
t _{CHSL}	-	S not active hold time	200	-	60	-	ns			
t _{CH} ⁽⁴⁾	t _{CLH}	Clock high time	200	-	80	-	ns			
t _{CL} ⁽⁴⁾	t _{CLL}	Clock low time	200	-	80	-	ns			
t _{CLCH} (5)	t _{RC}	Clock rise time	-	1	-	2	μs			
t _{CHCL} ⁽⁵⁾	t _{FC}	Clock fall time	-	1	-	2	μs			
t _{DVCH}	t _{DSU}	Data in setup time	40	-	20	-	ns			
t _{CHDX}	t _{DH}	Data in hold time	50	-	20	-	ns			
t _{HHCH}	ı	Clock low hold time after HOLD not active	140	-	60	-	ns			
t _{HLCH}	-	Clock low hold time after HOLD active	90	-	60	-	ns			
t _{CLHL}	ı	Clock low setup time before HOLD active	0	-	0	-	ns			
t _{CLHH}	ı	Clock low setup time before HOLD not active	0	-	0	-	ns			
t _{SHQZ} ⁽⁵⁾	t _{DIS}	Output disable time	-	250	-	80	ns			
t _{CLQV}	t _V	Clock low to output valid	-	150	-	80	ns			
t _{CLQX}	t _{HO}	Output hold time	0	-	0	-	ns			
t _{QLQH} ⁽⁵⁾	t _{RO}	Output rise time	-	100	-	80	ns			
t _{QHQL} ⁽⁵⁾	t _{FO}	Output fall time	-	100	-	80	ns			
t _{HHQV}	t _{LZ}	HOLD high to output valid	-	100	-	80	ns			
t _{HLQZ} ⁽⁵⁾	t _{HZ}	HOLD low to output High-Z	-	250	-	80	ns			
t _W	t _{WC}	Write time	-	5	-	5	ms			

^{1.} The test flow guarantees the AC parameter values defined in this table (when V_{CC} = 1.8 V or V_{CC} = 1.7 V) and the parameter values defined in AC characteristics tables for M95512-W (when V_{CC} > 2.5 V).



DS4192 Rev 23 41/54

^{2.} If the application uses the device at 2.5 V \leq V \leq V \leq V \leq C \leq 5.5 V and -40 °C \leq T \leq +85 °C, refer to *Table 21* instead of the above table.

^{3.} Not for new designs (previous products are identified by process letters AB)

^{4.} t_{CH} + t_{CL} must never be less than the shortest possible clock period, 1 / f_{C} (max)

^{5.} Characterized only, not tested in production.

Figure 20. Serial input timing




Figure 21. Hold timing





Figure 22. Serial output timing




10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

10.1 SO8N package information

Figure 23. SO8N – 8-lead plastic small outline, 150 mils body width, package outline



1. Drawing is not to scale.

Table 23. SO8N – 8-lead plastic small outline, 150 mils body width, package mechanical data

Cumbal		millimeters		inches ⁽¹⁾			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	-	-	1.750	-	-	0.0689	
A1	0.100	-	0.250	0.0039	-	0.0098	
A2	1.250	-	-	0.0492	-	-	
b	0.280	-	0.480	0.0110	-	0.0189	
С	0.170	-	0.230	0.0067	-	0.0091	
D	4.800	4.900	5.000	0.1890	0.1929	0.1969	
Е	5.800	6.000	6.200	0.2283	0.2362	0.2441	
E1	3.800	3.900	4.000	0.1496	0.1535	0.1575	
е	-	1.270	-	-	0.0500	-	
h	0.250	-	0.500	0.0098	-	0.0197	
k	0°	-	8°	0°	-	8°	
L	0.400	-	1.270	0.0157	-	0.0500	




DS4192 Rev 23 43/54

Table 23. SO8N – 8-lead plastic small outline, 150 mils body width, package mechanical data (continued)

Symbol	millimeters			millimeters inches ⁽¹⁾			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
L1	-	1.040	-	-	0.0409	-	
ccc	-	-	0.100	-	-	0.0039	

^{1.} Values in inches are converted from mm and rounded to four decimal digits.

Figure 24. SO8N – 8-lead plastic small outline, 150 mils body width, package recommended footprint




1. Dimensions are expressed in millimeters.

577

10.2 TSSOP8 package information

Figure 25.TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4 mm, 0.65 mm pitch, package outline



1. Drawing is not to scale.

Table 24. TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4 mm, 0.65 mm pitch, package mechanical data


Compleal		millimeters			inches ⁽¹⁾	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
А	-	-	1.200	-	-	0.0472
A1	0.050	-	0.150	0.0020	-	0.0059
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413
b	0.190	-	0.300	0.0075	-	0.0118
С	0.090	-	0.200	0.0035	-	0.0079
CP	-	-	0.100	-	-	0.0039
D	2.900	3.000	3.100	0.1142	0.1181	0.1220
е	-	0.650	-	-	0.0256	-
Е	6.200	6.400	6.600	0.2441	0.2520	0.2598
E1	4.300	4.400	4.500	0.1693	0.1732	0.1772
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
α	0°	-	8°	0°	-	8°

^{1.} Values in inches are converted from mm and rounded to four decimal digits.



10.3 UFDFPN8 (DFN8) package information

Figure 26. UFDFPN8 (DFN8) - 8-lead, 2 × 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat package outline



- 1. Max. package warpage is 0.05 mm.
- 2. Exposed copper is not systematic and can appear partially or totally according to the cross section.
- 3. Drawing is not to scale.
- 4. The central pad (the area E2 by D2 in the above illustration) must be either connected to V_{SS} or left floating (not connected) in the end application.

Table 25. UFDFPN8 (DFN8) - 8-lead, 2 × 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat package mechanical data

Symbol		millimeters			inches ⁽¹⁾	
	Min	Тур	Max	Min	Тур	Max
A	0.450	0.550	0.600	0.0177	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
b ⁽²⁾	0.200	0.250	0.300	0.0079	0.0098	0.0118
D	1.900	2.000	2.100	0.0748	0.0787	0.0827
D2	1.200	-	1.600	0.0472	-	0.0630
E	2.900	3.000	3.100	0.1142	0.1181	0.1220

		millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max	
E2	1.200	-	1.600	0.0472	-	0.0630	
е	-	0.500	-		0.0197		
K	0.300	-	-	0.0118	-	-	
L	0.300	-	0.500	0.0118	-	0.0197	
L1	-	-	0.150	-	-	0.0059	
L3	0.300	-	-	0.0118	-	-	
aaa	-	-	0.150	-	-	0.0059	
bbb	-	-	0.100	-	-	0.0039	
ccc	-	-	0.100	-	-	0.0039	
ddd	-	-	0.050	-	-	0.0020	
eee ⁽³⁾	-	-	0.080	-	-	0.0031	

Table 25. UFDFPN8 (DFN8) - 8-lead, 2 × 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat package mechanical data (continued)

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Dimension b applies to plated terminal and is measured between 0.15 and 0.30 mm from the terminal tip.
- Applied for exposed die paddle and terminals. Exclude embedding part of exposed die paddle from measuring.

10.4 WLCSP8 package information




Figure 27. WLCSP - 8 bumps, 1.289 x 1.955 mm, 0.5 mm pitch wafer level chip scale package outline

1. Drawing is not to scale.




DS4192 Rev 23 47/54

Table 26. WLCSP - 8 bumps, 1.289 x 1.955 mm, 0.5 mm pitch wafer level chip scale
package mechanical data

Comple al		millimeters	,oooao	inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.500	0.540	0.580	0.0197	0.0213	0.0228
A1	-	0.190	-	-	0.0075	-
A2	-	0.350	-	-	0.0138	-
b ⁽²⁾	-	0.270	-	-	0.0106	-
D	-	1.289	1.309	-	0.0507	0.0515
Е	-	1.955	1.975	-	0.0770	0.0778
е	-	1.000	-	-	0.0394	-
e1	-	0.866	-	-	0.0341	-
e2	-	0.500	-	-	0.0197	-
e3	-	0.433	-	-	0.0170	-
F	-	0.202	-	-	0.0080	-
G	-	0.469	-	-	0.0185	-
aaa	-	-	0.110	-	-	0.0043
bbb	-	-	0.110	-	-	0.0043
ccc	-	-	0.110	-	-	0.0043
ddd	-	-	0.060	-	-	0.0024
eee	-	-	0.060	-	-	0.0024

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.


Figure 28. WLCSP - 8 bumps, 1.289 x 1.955 mm, 0.5 mm pitch wafer level chip scale package recommended footprint



1. Dimensions are expressed in millimeters.

11 Ordering information

Table 27. Ordering information scheme



/K = Manufacturing technology code

- All packages are ECOPACK2[®] (RoHS compliant and free of brominated, chlorinated and antimony-oxide flame retardants).
- The process letters apply to WLCSP devices only. The process letters appear on the device package (marking) and on the shipment box. Please contact your nearest ST Sales Office for further information.

57

DS4192 Rev 23 49/54

Note:

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



12 Revision history

Table 28. Document revision history

Date	Revision	Changes
01-Apr-2011	14	Added: - Table 14: Capacitance. - Note (1) under Table 23: DC characteristics (current and new M95080-R and M95080-DR products) - Notes (1) and (2) in Section 4.3: Hold condition - Note (1) under Table 36: AC characteristics (M95080-R, M95080-DR device grade 6) Updated: - Section 3: Connecting to the SPI bus - Section 7: ECC (error correction code) and write cycling Moved from Section 4.5: Data protection and protocol control to Section 4.4: Status register: - Table 2: Write-protected block size Deleted: - Table 25: Available M95512 products (package, voltage range, temperature grade) - Table 26: Available M95512-DR products (package, voltage range, temperature grade)
19-Jul-2011	15	Renamed <i>Figure 2</i> . Added UFDFPN8 MC package. Updated disclaimer.
28-Mar-2012	16	Datasheet split into: – M95512-W, M95512-R, M95512-DF (this datasheet) for standard products (range 6), – M95512-125 datasheet for automotive products (range 3).
28-Jun-2012	17	Added reference M95512-DR. Deleted: - UFDFPN8 (MLP8): MB version package Updated: - Cycling and data retention limits (KB devices): 4 million cycles and 200- year data retention - Section 10: Package information - Figure 6: reference dot moved close to V _{CC} ball - Figure 41: M95512-DFCS6TP/K - WLCSP 8-bump wafer-level chip scale package outline - Table 57: M95512-DFCS6TP/K, WLCSP 8-bump wafer-level chip scale package mechanical data



Table 28. Document revision history (continued)

Date	Revision	Changes
18-Sep-2012	18	Fixed some errors in Figure 6: WLCSP connections for M95512-DFCS6TP/K. Restored missing table: Table 16: Operating conditions (M95080-DF, device grade 36). Replaced various suffixes in UFDFPN8 package name (cover page) by (MLP8) so that this package be consistently named UFDFPN8 (MLP8) as a block, all over the document. Changed "Test conditions" description (first line in table) in the following tables: Table 24, Table 26, Table 28, Table 30, Table 42, Table 43, Table 48, and footnote 1. of Table 28.
24-Sep-2012	19	(Restored Revision History) Added Note 1 in Table 26: DC characteristics (M95512-W products, device grade 6). Added Note 1 in Table 43: AC characteristics (M95512-W products, device grade 6).
06-Dec-2012	20	Updated: - Section 7.2: Initial delivery state - I _{CC1} values in Table 26, Table 28 and Table 30 - Note 1 in Table 24: DC characteristics (previous M95080-W products, device grade 6)
03-Jun-2013	21	Replaced "ball" by "bump" in the entire document. Updated: Package figure on cover page Features: high-speed clock frequency changed from 10 to 16 MHz. Note (1) under Table 12: Absolute maximum ratings I _{CC} row in Table 26: DC characteristics (M95512-W products, device grade 6) Table 43: AC characteristics (M95512-W products, device grade 6)
24-Apr-2014	22	Removed M95512-DR. Removed "preliminary data" from WLCSP (CS) package. Updated Figure 6: WLCSP connections for M95512-DFCS6TP/K. Updated tables in Section 6: Instructions. Update Footnote 2. in Figure 38. Updated Table 54: UFDFPN8 (MLP8) – 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, data.

Table 28. Document revision history (continued)

Date	Revision	Changes
23-Nov-2018	23	Updated <i>Section 5.1.3: Power-up conditions</i> , title of <i>Section 6.6.1: Cycling with error correction code (ECC x4)</i> , <i>Section 10: Package information</i> and its subsections. Updated <i>Table 8: Absolute maximum ratings</i> and its footnote 2, <i>Table 12: AC measurement conditions</i> and <i>Table 27: Ordering information scheme.</i> Updated <i>Figure 2: 8-pin package connections (top view)</i> , <i>Figure 3: WLCSP connections for M95512-DFCS6TP/K, Figure 4: Block diagram, Figure 6: SPI modes supported, Figure 7: Hold condition activation, Figure 8: Write enable (WREN) sequence, Figure 9: Write disable (WRDI) sequence, Figure 10: Read Status Register (RDSR) sequence, Figure 11: Write Status Register (WRSR) sequence, Figure 13: Byte Write (WRITE) sequence, Figure 15: Read Identification page sequence</i> and <i>Figure 16: Write Identification Page sequence.</i> Added <i>Table 2: Signals vs. bump position</i> and <i>Note:</i> in <i>Section 11.</i> Minor text edits across the whole document.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

